IC技术圈最新专栏文章
The fast-paced nature of IC design often leads to ECO specifications being delivered as images accompanied by brief textual descriptions. This presents a challenge for implementation teams, who must manually interpret these visuals and translate them into scripts for ECO tools. This manual process is inefficient and susceptible to human error. Our innovative solution leverages AI to automate this process. By directly processing image-based ECO specifications, we eliminate the need for manual interpretation.
GOF ECO provides a streamlined solution for designers to implement functional changes in digital designs without compromising Design for Testability (DFT) functionality. This article highlights the key features of DFT-friendly ECO and the integrated DFT Design Rule Checking (DRC) capabilities within GOF ECO.
Complex IC designs often require multiple steps to debug and verify equivalence between the RTL and gate-level netlists. In these cases, a multi-step LEC approach is essential to ensure accurate results and identify discrepancies effectively. By breaking down the debugging process into distinct stages, each comparison can deal with smaller structural changes. This is especially true when dealing with netlist ECOs involving multibit design.
喜乐芯半导体
Jan. 12, 2025, 5:21 p.m.
按快捷键9来高亮一根线并不是太好用，有些颜色并不显眼
喜乐芯半导体
Jan. 9, 2025, 3:43 p.m.
介绍virtuoso导入导出gds的方法
EDA文档
Jan. 7, 2025, 6:46 p.m.
SNUG 2024的一些PPT
innovus如何place得更平均和松散，有几个办法
喜乐芯半导体
Jan. 3, 2025, 2:56 p.m.
默认就是没有的，你需要设置一下
偷懒小技巧
Jan. 1, 2025, 2:50 p.m.
如何仅列出文件夹，仅列出patten匹配的文件夹名。推荐一个小工具lsdir。
2024年12月25日，进迭时空宣布完成了A+轮融资，融资额达到了数亿元人民币
长城汽车培育的RISC-V车规芯片设计公司紫荆半导体落户南京江北新区
一个dc做逻辑综合的示例脚本，包括设置svf，插icg，去除assign，去除网表中特殊字符，导出网表和sdc，保存ddc等
innovus里批量修改dont touch、sizeonly属性的方法
我们经常遇到formality Fail，但却无从下手。根据多年的debug经验，总结了一些排除和debug formality fail的步骤和要点，供大家参考。
喜乐芯半导体
Dec. 7, 2024, 4:21 p.m.
芯片模拟版图、制造、工艺常见术语汇总
继今年投资九同方、深圳鸿芯微纳及全芯智造三家企业后，近日国家大基金二期再投一家国产EDA公司——行芯科技。
喆塔科技与国家集成电路创新中心共建“高性能集成电路数智化联合工程中心”签约揭牌仪式圆满举行
