[systemverilog]reg、wire、var和logic傻傻分不清