LiberateTM LV Library Validation Reference Manual

Product Version LIBERATE 21.1 May 2021 © 2006–2021 Cadence Design Systems, Inc. All rights reserved.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522. All other trademarks marks are the property of their respective owners.

Restricted Permission: This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

- **1.** The publication may be used only in accordance with a written agreement between Cadence and its customer.
- **2.** The publication may not be modified in any way.
- **3.** Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

Contents

Preface	9
Introduction to Characterization	9
The Role and Importance of Libraries	9
A Growing Problem	9
Liberate Characterization Portfolio1	1
System and Licensing Requirements 1	2
About This Manual	3
Audience Profile	3
Additional Documents for Reference1	3
Rapid Adoption Kits	4
Typographic and Syntax Conventions1	4
Customer Support	6
Feedback about Documentation1	6

<u>1</u>

Introduction	17
Function and State Coverage	17
Consistency of Library Data	18
Library Revisions	18
Accuracy of Library Data	18

<u>2</u>

Getting Started with Liberate LV Validation Tool	21
Environment Variables	21
Path to Executable	21
Invoking Liberate LV	22
Invoking Liberate LV Help	22
System Libraries	24

Preparing For Validation	24
Extracted Cell Netlists	24
Device Models	25
Tcl Command File	25
Running Liberate LV	25
Reporting of Health Incidents	26

<u>3</u>

Parallel Processing	29
Multi-threading	29
Distributed Processing	29
Set Client (non-packet) Mode	30
Packet Mode	32

<u>4</u>

<u>Lib</u>	erate LV Commands	3
<u>C</u>	<u>neck_lvf_data</u>	5
<u>C</u>	ompare_ccs_ecsm	8
<u>C</u>	ompare ccs nldm	.0
<u>C</u>	ompare_ecsm_nldm	.2
<u>C</u>	ompare_function	.5
<u>C</u>	ompare library	.8
<u>C</u>	ompare_spice	9
<u>C</u>	ompare_structure	'1
<u>d</u>	<u>efine arc</u>	'4
<u>d</u>	<u>efine_cell</u>	;1
<u>d</u>	<u>efine_leafcell</u>	4
<u>d</u>	<u>efine map</u>	6
<u>d</u>	<u>efine_validate_cell</u>	8
g	<u>et_var</u>	0
g	<u>et var default</u>)1
<u>h</u>	<u>elp</u>)1
<u>Iv</u>	<u>summary report</u>)1
re	ead Idb	3
re	ad_library	3

select arc
set_client
set_driver_cell
set gnd
set_operating_condition
set_pin_gnd
set pin vdd
<u>set_var</u>
<u>set_vdd</u>
<u>unset var</u>
validate_ccsn_data
validate_data_range
validate library
<u>validate_lvf_data</u>
validate_monotonicity
validate scaling
<u>validate_sdf</u>

<u>5</u>

Li	berate LV Parameters	139
	adjust_tristate_load	142
	compare library advance xls format	143
	compare_ocv_reference_lib_mc	144
	compare_ocv_split_early_late	144
	driver cell trim miller	145
	extsim_cmd	145
	extsim_cmd_option	146
	extsim deck header	146
	extsim_deck_style	146
	extsim_interactive	147
	extsim option	147
	extsim_save_driver	148
	extsim_save_passed	148
	extsim tar cmd	149
	extsim_timestep	149

extsim tran append
heartbeat_initial_timeout
<u>heartbeat_timeout</u>
lic max timeout
lic queue timeout
logic_and
<u>logic or</u>
lv_glitch_print_mismatched_entries
lv_glitch_report_beyond_range
Iv glitch report format
lv_glitch_report_sort_format
lv_glitch_valid_range_min
lv glitch valid range max
lv_packet_slave_cells_conv
lv_range_constraint_glitch_report
lv scaling annotation
<u>msg_level</u>
packet_arc_notification_interval 158
packet arc notification limit
packet_arc_notification_list
packet_clients
packet client resubmit count 160
packet_client_timeout
packet_log_filename
packet mode
packet_rsh_mode
predriver_waveform
<u>rcp_cmd</u>
<u>rsh_cmd</u>
set_var_failure_action
spice delimiter
<u>supply_info</u>
timer_command
timer initial timeout
timer_timeout
user_arcs_only

validate ccsn report include all spice cond
validate_ccsn_report_spice_values_only168
validate_ccsn_report_tempus_values_only
validate input glitch report mode
validate_library_glitch_report_debug
validate_parallelize_report_to_lib
validate power dyn voltus waveform dump mode
validate_power_dyn_voltus_waveform_period171
validate_power_dyn_voltus_waveform_slew_begin
validate power dyn voltus waveform end 171
validate_power_dyn_define_index_all_supercells
validate_process_node
validate sdf use internal pins 172
validate_skip_compare_library 172
verilog use internal as inout

<u>6</u>

Library Comparisons 175
<u>lcplot</u>
Arguments
Panel Buttons
Pull-Down Menus
Zooming with the Mouse
Graphical Library Comparison Plot Styles 177
Data Selection Methods
Customizing Library Comparison
Performing Parallel Library Comparisons
Performing Library Comparison Only 184
Performing Characterization and Library Comparison in the Same Session 185
Performing Characterization and Library Comparison in Separate Sessions 186

<u>A</u>

Deprecated Commands and Parameters	189
Backward Compatibility Parameter	189
si_write_output_voltage_compatibility_mode	189

Deprecated Commands	190
compare_arcs	190
validate_library	190
Deprecated Parameters	190
bundle_count	190

Preface

Introduction to Characterization

The Role and Importance of Libraries

Creation of electrical views is a prerequisite for any digital design flow. The electrical information stored in the library views is used throughout design implementation from logic synthesis, through design optimization to final signoff verification. Accurate library view creation is essential to ensure close correlation between the design intent and the final silicon.



Digital Implementation Flow

A Growing Problem

In nanometer geometries (65nm or below), the required number of library views is growing dramatically because of issues related to power leakage and process variation. To minimize

power leakage at deep submicron nodes, we see process variations such as LVT, RVT, and HVT (low/regular/high voltage) being utilized. For example, to manage power at 65nm, it is common to have library cells with two or three different threshold values (high threshold to reduce leakage power, lower thresholds to improve performance), and to use two or more on-chip supply voltages. In this scenario, the number of views needed for 65nm will be six times greater than what is needed for 130nm.

The figure below shows the growing trend that requires PVT corners to accurately model the circuit behavior:



In addition, library views require more advanced models like:

- Current source models CCS and ECSM
- Statistical models AOCV/SOCV/LVF
- Netlist extraction at various temperatures for Nanometer Process Nodes
- Support multiple foundries to assure flexibility for yield issues
- Support for many more functional designs 1000+ STD cell, I/O, custom datapath, memory and Analog IP

Preface

Liberate Characterization Portfolio

To address all the challenges, Cadence offers Liberate[™] Characterization Portfolio that includes the complete set of characterization solutions given below:



The Liberate characterization portfolio intends to provide highly efficient and automated electrical view creation and validation for all IP blocks that including the following:

- Logic and I/O cells (GPIO, PCI, SSTL, PECL, and so on)
- Embedded Memory (SRAM, ROM, Register files, CAM, and so on)
- Custom digital blocks (custom cells, datapath, cores, and so on)

■ Interface IP and analog blocks (USB, Serdes, DDR, and so on)



In addition, the Liberate DataBase eXplorer (Liberate DBX) system of the Liberate characterization portfolio lets you load and manage the contents of library database files (.1db) and library files (.1ib).

System and Licensing Requirements

Refer to <u>LIBERATE Software Licensing and Configuration Guide</u> for information about the different types of software licenses available to use the products of Liberate characterization portfolio. This guide also describes how to configure the licenses for efficient utilization of the available server and client resources.

For detailed information about the system requirements, see Computing Platforms.

About This Manual

The Liberate LV Library Validation Reference Manual describes the Cadence[®] Liberate[™] LV Library Validation tool. The manual includes opening chapters that describe what Liberate LV does and how to get started with the tool. Later chapters discuss the commands and parameters that can be used with Liberate LV.

Audience Profile

This manual is aimed at developers and designers who want to create electrical views in industry standard formats such as Synopsys Liberty (.lib) format. It assumes that you are familiar with:

- SPICE simulations
- Basic expected behavior of the design being used

Additional Documents for Reference

For information about known problems and solutions, see *Liberate Characterization Portfolio Known Problems and Solutions*.

For a list of new features in a release, see *Liberate Characterization Portfolio What's* <u>New</u>.

For information about other products in Liberate characterization portfolio, refer to the following manuals:

- <u>Liberate Characterization Reference Manual</u> describes the Liberate characterization tool that creates electrical views (timing, power, and signal integrity) in formats such as the Synopsys Liberty (.lib) format. This manual also covers information about the Liberate Trio Characterization Suite.
- <u>Liberate Variety Statistical Characterization Reference Manual</u> describes Liberate Variety characterization tool that characterizes process variation aware timing models and generates libraries for multiple statistical static timing analyzers (SSTA) without requiring re-characterization for each unique format.
- <u>Liberate MX Memory Characterization Reference Manual</u> describes Liberate MX characterization tool that provides library creation capabilities to cover memory cores.

- Liberate AMS Mixed-Signal Characterization Reference Manual describes Liberate AMS characterization tool that provides library creation capabilities for Analog Mixed Signal (AMS) macro blocks.
- <u>Liberate API Reference Manual</u> describes a Tcl interface that allows access to the Liberate characterized Library DataBase (LDB).
- <u>Liberate DataBase eXplorer 2.0 Reference Manual</u> describes the Liberate DBX 2.0 tool that can be used for enhanced post-processing of the data.

Rapid Adoption Kits

Cadence provides <u>Rapid Adoption Kits</u> that demonstrate how to use Liberate characterization portfolio in your design flows. These kits contain design databases and instructions on how to run the design flow.

Typographic and Syntax Conventions

This section describes the typographic and syntax conventions used in this manual.

literal	Indicates text that you must type as presented in the manual. Typically used to denote command, parameter, routine, or argument names that must be typed literally.
argument	Indicates text that you must replace with an appropriate argu- ment value.
< >	Angle brackets indicate text that you must replace with a single appropriate value. When used with vertical bars, they enclose a list of choices from which you must choose one.
	Vertical bars separate a choice of values. They take precedence over any other character.
_	Hyphens denote arguments of commands or parameters. Usu- ally arguments denoted in this way are optional but, as noted in the syntax, some are required. The hyphen is part of the name and must be included when the argument is used.

{ }Braces indicate values that must be denoted as a list. When
used with vertical bars, braces enclose a set of values from
which you must choose one or more.

When you specify a list, the values must be enclosed by either quotation marks or braces. For example, $\{val1 val2 val3\}$ and "val1 val2 val3" are legal lists.

Some argument are positional and must be used in the order they are shown. Any positional arguments that are used must be given after any arguments denoted with hyphens.

Customer Support

For assistance with Cadence products:

Contact Cadence Customer Support

Cadence is committed to keeping your design teams productive by providing answers to technical questions and to any queries about the latest software updates and training needs. For more information, visit: <u>https://www.cadence.com/support</u>

■ Log on to Cadence Online Support

Customers with a maintenance contract with Cadence can obtain the latest information about various tools at: <u>https://support.cadence.com</u>

Feedback about Documentation

You can contact Cadence Customer Support to open a service request if you:

- Find erroneous information in a product manual
- Cannot find in a product manual the information you are looking for
- Face an issue while accessing documentation by using Cadence Help

You can also submit feedback by using the following methods:

- In the Cadence Help window, click the *Feedback* button and follow instructions.
- On the Cadence Online Support <u>Product Manuals</u> page, select the required product and submit your feedback by using the *Provide Feedback* box.

Introduction

This section gives an overview of the Liberate LV library validation tool.

Creation of library views is a complex process comprising many circuit simulations, data measurements and model transformations, typically distributed across a large computer network. In this process there are many opportunities to introduce errors due to network failures, simulation convergence problems, optimistic characterization assumptions, software version incompatibilities, measurement inaccuracies, and incorrect user inputs.

Because each set of libraries is used for multiple chip designs, it is paramount that the library data is complete and correct. Liberate LV provides a collection of capabilities to validate and verify each library to ensure data consistency, accuracy and completeness.

Figure 1-1 Liberate LV in the Design Flow



Function and State Coverage

When characterizing a cell library, the input directives, vectors, and stimuli might come from a previous library or be user-coded in the characterization tool's input language. However,

these vector and arc assumptions might be incomplete or inconsistent with the underlying transistor-level circuits that are extracted from the layout of each cell. Liberate LV is able to check all the function descriptions in the input library directly against the transistor-level circuit and report any differences, thus preventing potential functional errors later in the process, such as when the chip is being formally verified or tested after manufacturing.

Liberate LV provides the means to ensure that all the functional information stored in a library (.lib) (such as function and next-state attributes and statetable constructs) are consistent with the transistor-level SPICE subcircuits and the library's Verilog and Vital descriptions.

In addition, Liberate LV ensures that all the necessary timing, power, signal integrity, and leakage states are represented in the library and reports any missing states. Liberate LV also warns where insufficient distinct states exist, potentially causing inaccuracies in timing, power, and signal integrity analysis.

Consistency of Library Data

Liberate LV provides a number of data consistency checks such as comparing table-based delay data against current (CCS) data, checking for non-monotonic delays, or incorrect values such as negative values in rising current waveforms.

Liberate LV checks the consistency between the library (.lib), the library Verilog (.v) and the SDF generated by various timing tools to ensure that the SDF can be back-annotated to a logic simulator.

Library Revisions

Liberate LV provides the means to compare a new library against an existing library. It generates both graphical and text reports with the comparison data. Libraries can be compared with different indices, different function syntax, different states, and even different cell names. This allows verification of libraries created with different characterization systems or process models. Each new library release can be analyzed to identify significant changes in function, delay, power, leakage power, and noise immunity.

Accuracy of Library Data

To verify that the library data is accurate, Liberate LV performs a comparison of library models in the appropriate static timing analysis tool against results obtained from transistor-level circuit simulation. To ensure timing accuracy, Liberate LV invokes a static timing analyzer and compares the resulting values against simulations of the test circuit using a SPICE simulator. Test circuits are automatically created for each check; for example, as a variable-length chain of cells with interconnect parasitics. For delay verification, every input-to-output arc for every input-slew and load condition can be verified. In addition, Liberate LV can measure the accuracy of constraint data, switching-power, and leakage. Liberate LV supports multiple Static Analysis tools for timing and power analysis, including Synopsys PrimeTime[®] SI, Cadence ETS, and numerous SPICE simulators such as Spectre[®].

Getting Started with Liberate LV Validation Tool

This chapter describes how to start using the Liberate LV validation tool.

Before using Liberate LV, ensure that it is installed correctly and that all the necessary prerequisite data is available. For information about the prerequisites, see the following manuals:

- Cadence Installation Guide
- Cadence License Manager
- LIBERATE Software Licensing and Configuration Guide

Environment Variables

Path to Executable

Set the following environment variables to include Liberate LV in your executable path:

```
% setenv ALTOSHOME <install_dir>/<liberate_release_name>
% set path=($path $ALTOSHOME/bin)
```

Set the following to include integrated Spectre in your executable path:

```
% set path ($path $ALTOSHOME/tools.lnx86/spectre/bin)
```

64-bit Machine Support

Liberate LV ships with support for 64-bit machines. To use the 64-bit version, set the CDS_AUTO_64BIT environment variable to ALL before launching Liberate LV, as shown below:

```
% setenv CDS_AUTO_64BIT ALL
```

Alternatively, to launch specific executables in 64-bit mode, you can set the CDS_AUTO_64BIT environment variable as shown below:

UNIX> setenv CDS_AUTO_64BIT liberate:spectre:liberate_lv

Invoking Liberate LV

Liberate LV utilizes stdout and stderr for all messages. By default, no log file is created. To invoke Liberate LV while creating a log file:

% liberate_lv my.tcl |& tee my.log

Invoking Liberate LV Help

Help content for Liberate LV commands and parameters can be viewed in two ways:

■ In the tool's command prompt: Suffix the -help option to a command name to print a help message listing all the options it supports. Note that if you specify -help along with other supported options, only the help content is printed on the tool's command prompt, the other specified options are ignored.

Note: Some options that get printed may not be officially supported. To view the list of supported options for each command, refer to the <u>Chapter 4, "Liberate LV Commands."</u>

- In Cadence Help: On the UNIX command prompt, set the path to the Liberate LV installation directory. Then use the -help option with the command or parameter name to view the supported and formatted help content in Cadence Help. The supported syntax is the following:
 - liberate_lv -help <command_name | parameter_name>
 - liberate_lv --help <command_name | parameter_name>
 - liberate_lv -h <command_name | parameter_name>
 - liberate_lv --h <command_name | parameter_name>

Once you are on the tool's command prompt, use the help command to view the required help content in Cadence Help. For example:

liberate_lv> help define_arc

This will open the define_arc topic in Cadence Help.



Caution

When Cadence Help is displayed, the tool command prompt is invoked. Type exit in the tool command prompt to return to the UNIX prompt.

Searching Documents for Help Content

You can search for content in Cadence Help using the -searchdoc option.

Syntax for using -searchdoc in the tool executable command:

liberate -searchdoc <search_string>

Syntax for using -searchdoc in the tool's command prompt:

liberate_lv> help -searchdoc <search_string>

When either of the above commands is used, the document hierarchy is searched based on the specified search string and the search results are displayed in the Cadence Help window. This feature serves as an access point through the tool to Cadence Help and allows you to get the search results in one step.

Note: Use double quotes ("") to provide multiple search strings. For example,

```
help -searchdoc "static mode"
```

System Libraries

Liberate LV is shipped enabled with dynamically linked system libraries. To verify Liberate LV is capable of running on your system, try executing it. If Liberate LV fails to start properly, it may be possible that you have an old system and that there are missing or incorrect system libraries. If this occurs, and you have already checked your environment setup is correct, you can try using statically linked binaries by setting the following environment variable:

setenv ALTOS_USE_STATIC_BINARIES 1

Preparing For Validation

The following data is typically required to take advantage of the capabilities built into Liberate LV:

■ SPICE level subcircuit descriptions for the cells to be validated

For maximum accuracy, subcircuit descriptions should include layout parasitic elements.

- Foundry device models in the proper syntax for the target SPICE simulator
- A Liberate LV command file in Tcl format
- An existing library in Liberty[®] format

Extracted Cell Netlists

The transistors, diodes, resistors, capacitors, and extracted parasitic elements (RCs) comprising the cell are passed to Liberate LV in a SPICE format netlist. Extracted SPICE netlists can be created directly from the cell layout by device- and interconnect-parameter extraction tools. Standard SPICE and Spectre[®] netlist formats are supported. Multiple cells can be specified either in a single file or as a group of files. Each cell to be validated must have a .subckt definition in the files passed to Liberate LV.

Device Models

The device models represent the electrical parameters of the target process. The device models include models for transistors (P and N channel), diodes, capacitors, and resistors. Most device model files include different parameters for different process corners such as a typical, fast, and slow corners.

Tcl Command File

Liberate LV uses the Tcl scripting language to control the validation process. The Tcl script is used to specify the cell netlists, SPICE models, and library to be validated. In addition, the Tcl script defines the range of data that the validation is to be performed over, such as input-slew and output-loading conditions for timing validation.

A sample Tcl script for running Liberate LV is shown below. This script validates all the timing data from library test.lib using PrimeTime[®].

```
# Validate the timing in library test.lib
set subckts {nand2x4.spi nor2x2.spi dffx1.spi}
validate_library -model models.spi -subckts $subckts \
-verbose -extsim spectre -timer primetime test.lib
```

Running Liberate LV

To perform validation, type liberate_lv followed by the Tcl command file. An example run of Liberate LV can be found at <code>\$ALTOSHOME/examples</code>.

1. Create a Tcl command file called val.tcl with commands such as:

```
set rundir $env(PWD)
set_operating_condition -voltage 1.5 -temp 125
set cells {INVX1 NOR2X1 DFFX1}
set subckts {}
set csz [llength $cells]
for {set c 0} {$c < $csz} {incr c 1} {
   set cell [lindex $cells $c]
   lappend subckts spice/subckts/$cell.sp
}
set model $rundir/spice/include_SS.sp
validate_library \
    -model $model \
    -subckts $subckts example.lib
Then execute the Tcl file as follows:
% liberate_lv val.tcl |& tee val.log</pre>
```

- 2. Look into the VAL directory for report results.
- **3.** Create the func.tcl file and add in it the command given below. The command compares the functions within the specified library with those in the specified Verilog netlist.

compare function -verbose example.lib example2.lib

4. Then execute the Tcl file as follows:

% liberate_lv func.tcl |& tee func.log

5. View the results:

% vi example.v.cmp.txt

- % vi example2.lib.cmp.txt
- 6. Create a command file to compare the data in the two libraries. For example, it might be called comp.tcl and contain:

compare library -lcplot example.lib example2.lib

7. Then execute the Tcl file as follows:

```
% liberate_lv comp.tcl
```

% vi example2.cmp.txt

Reporting of Health Incidents

When a client health incident occurs, that is, if low memory or high CPU load is detected on the remote client machine, the tool will automatically write a report file with the output of the UNIX top command. This is useful for checking which user or process is using up the machine's resources.

The report file is named: \$output_dir/ldbs.gz/client_N_HOST_health.rpt

where, ${\tt N}$ is the client ID and ${\tt HOST}$ is the host that the client is running on.

This file can also be found in the temporary run directory while the client is still running.

Following is the default command that is run when a health incident occurs:

"/bin/env HOME=\$PWD /usr/bin/top -b -n 1"

The output of the top command can be customized by placing a file named .toprc in the working directory (PWD).

If needed, the command itself can also be overridden by setting the ALTOS_HEALTH_CMD environment variable to a desired UNIX command.

This allows flexibility to run other commands or scripts that may produce more information about the health statistics of the client.

To disable writing of health reports, set the environment variable to an empty string as follows:

setenv ALTOS_HEALTH_CMD ""

With default settings, the top command captures information about all users on a particular host and writes it to the report file. If this is not desired, you can disable this feature.

Parallel Processing

This chapter describes how to use Liberate LV across multiple CPUs.

To achieve good performance, Liberate LV can use multi-threading across all available CPUs. Furthermore, Liberate LV can use distributed processing with multi-threading across a network of machines. Parallel processing reduces the total turnaround time for characterization nearly linearly with the number of CPUs used.

Multi-threading

The simplest way to use parallel processing with Liberate LV is to use multiple threads on a single computer. Liberate LV automatically determines the optimal number of threads, based on the hardware characteristics of the available CPUs. The -thread argument to the validate_library command can be used to increase or decrease the number of parallel processes that Liberate LV can use on a single machine.

Distributed Processing

Liberate LV partitions the characterization task into a group of related simulations (arc partitions) to be performed on each of the available CPUs. There are two forms of distributed processing:

■ Set client (non-packet) mode

This method pre-processes all cells in each client machine. This is suitable for a small number of (larger) cells due to its advanced load balancing capability.

Packet mode

This method pre-processes only the cells that are characterized on each client machine. This is more suitable for a large number of smaller cells. **Note:** There are several variables that return strings (such as the machine name) that you can use to create unique directory names or commands:

%B	Bundle (packet) directory name
%C	Command name
%L	Packet log filename
%M	Machine name
%N	Client number
%0	List of options
%P	Liberate server process ID
%S	Server name
%U	User name

Set Client (non-packet) Mode

The set_client commands specify either the names, or number of client machines to be used. For each machine, a directory in which Liberate LV can temporarily store data must also be specified. If the set_client -n argument is used, Liberate LV submits the appropriate number of tasks to the named queuing system.

Specify 10 client machines to use on lsf_queue
Use /tmp/liberate_%N to store intermediate files
set client -dir /tmp/liberate %N -n 10 lsf queue

The rsh_cmd variable (default ssh) can be used to specify the shell to use for starting remote jobs on a client machine. The rcp_cmd variable (default scp) can be used to set the command for copying files from the host to client machines. Before starting a parallel-processing job, make sure that the following commands can be performed without requiring any password or passphrase:

- ssh or rsh from the server to the client
- scp or rcp a file from the server to the client

The rsh_cmd string can reference the current client and the command to invoke Liberate LV by using %M (machine or queue name given to the set_client command) and %C (command). In addition, command line options that appear after the Liberate LV Tcl file name can be passed into the rsh_cmd string by using %O (options). These % overrides can be useful if your system is using load-balancing and scheduling software.

If using LSF to run remote jobs, use:

Use LSF bsub to invoke jobs on remote clients # %M is replaced with the queue name "lsf_queue" set_client -dir /tmp/liberate %N -n 10 lsf_queue set_var rsh_cmd "bsub -q %M %C"

If using Sun Grid to run remote jobs, use:

```
# Use SunGrid qsub sub to invoke jobs on remote clients
# %M is replaced with the queue name "sungrid_queue"
set_client
        -dir /tmp/liberate_%N -n 10 sungrid_queue
set var rsh cmd "qsub -b y -q %M %C"
```

When using distributed mode it is important to make sure that each client machine can access the necessary external SPICE binaries and licenses. To ensure this, create an <code>altos_init</code> shell script (sh or bash) in your home directory that sets the path to the binaries and licenses. Each time Liberate LV starts on a client machine, this script is sourced. Example script:

```
export PATH=/home/spice_vendor/bin:$PATH
export LM_LICENSE_FILE=2860@linux1:$LM_LICENSE_FILE
```

Liberate LV requires that all the server and host machines are NFS-mounted and that all the files and directories use the same path. In addition, all the files referenced in the Liberate LV Tcl file must use absolute path names. If using the <code>-n</code> argument to <code>set_client</code>, then the Liberate LV Tcl file should also be a full path name. References inside SPICE netlist files using <code>.include</code> or <code>.lib</code> commands are assumed to be relative to the top-level SPICE netlist. For example, if a model file <code>models.spi</code> is in a <code>models</code> directory at the same level as the top-level SPICE netlist, then use <code>.include</code> ./models.spi in the top level SPICE netlist.

Liberate LV automatically recovers from any client failures that are caused by system failures, license failures, or clients dying. If a client is killed, the tasks for that client are re-assigned to another available client. If a client fails to communicate back to the server within a pre-defined heartbeat time (heartbeat_timeout), Liberate LV removes that client from the list of available clients and re-assigns that client's tasks to another client. If the re-assigned tasks also result in a client failure, the tasks are skipped and the current cell is omitted from the library database (LDB).

If the tool is using a queuing system that permits pre-emption (stopping and re-scheduling of active jobs), Liberate LV tries to re-schedule the stopped clients' current tasks to another free client. If no clients are free, these tasks are put back on the list of characterization tasks to be performed. When the pre-empted client re-starts it is given a new collection of tasks to be performed. The characterization process continues until all of the tasks have been performed.

During characterization in this mode, an LDB is created as a single file with the name of altos.ldb.<pid>. After characterization, the write_ldb command moves altos.ldb.<pid> to the specified file name.

Packet Mode

Packet Mode (also known as bundle mode), is an alternative method of distributed processing with Liberate LV. To enable the packet mode of distributed processing, set the packet_clients variable to a value greater than 0, specifying the number of client machine to be used.

By default, a packet contains one cell, and is characterized in a single client machine.

When packet_clients is enabled, the set_client command is automatically disabled. A queuing system must be employed with parallel packets. The Liberate LV built-in job distribution system with multiple set_client commands is not supported in packet mode.

To specify the queuing command, set the rsh_cmd variable. The option %B supports the packet directory name. (Options %C, %M, %O in rsh_cmd are not supported in packet mode.) An example rsh_cmd usage for packet mode is shown below:

set_var rsh_cmd "qsub -q linux64 -b y -o %B/log -e %B/log"

Each packet is characterized separately with individual LDBs being created. During characterization an LDB directory with the name of altos.ldb.<pid>is created. Each packet of cells is characterized and the resulting LDB is stored into this directory. After characterization, the write_ldb command moves altos.ldb.<pid> to the specified dir name. The process is summarized here:

- 1. Liberate LV is started, reads in the SPICE netlist, and estimates the memory usage. This is called the Liberate LV *master process*.
- 2. Liberate LV creates 1 packet per cell. This is the default unless the bundle_count variable is set to a non-zero number. The bundle_count divides the number of cells in the library into that number of packets. (For example, if a library contains 600 cells, and the bundle_count is set to 10, there are 10 packets of 60 cells each.)
- **3.** For each packet, on the machine that is running the master process, another Liberate LV slave job process is started (as a server) using the same script used in <u>step 1</u>), but enabled to run only the cells in the associated packet. This Liberate LV slave server starts the corresponding Liberate LV slave clients.
- **4.** Packets are handled sequentially. As each packet finishes, the LDB is written in subdirectories inside the packet directory.
- 5. When the last packet is completed, control returns to the original Liberate LV master process, and the write_ldb command moves the LDB directory to the specified directory name.

Liberate LV Commands

This chapter describes the Tcl commands that control library validation.

Note: The command options that are prefixed with a hyphen (-) are optional except where explicitly indicated.

To access officially supported context-sensitive help information on a command or a parameter from within the tool, follow the procedure covered in the <u>Invoking Liberate LV Help</u>.

To review tool-wise support information about each command and parameter available in the Liberate characterization portfolio, see <u>Liberate Characterization Portfolio Command</u> <u>and Parameter Support Matrix</u>.

C	
check lvf data	compare function
compare ccs ecsm	compare library
compare ccs nldm	compare spice
compare ecsm nldm	compare structure
d	
define arc	define map
define cell	define validate cell
define leafcell	
g	
get var	get var default
h	
help	
I	
Iv summary report	

r	
read ldb	read library
S	
select arc	set pin gnd
set client	set pin vdd
set driver cell	set var
set gnd	set vdd
set operating condition	
u	
unset var	
V	
validate ccsn data	validate monotonicity
validate data range	validate scaling
validate library	validate sdf
validate lvf data	

check_lvf_data

Performs the following consistency checks on LVF data stored in ldb or lib:

- OCV vs. log_normal/Gaussian moment distribution check (ocv_vs_log_normal_moment): Checks the consistency between LVF moments and OCV early/late sigma values.
- Positive skewness check (pos_skewness): Checks delay and trans for positive skewness.
- Sigma ordering check (pos_sigma_order): Checks delay and trans for correctly skewed distribution, that is, whether stddev falls between early and late mean.
- Same sign for mean shift and skewness check (mns_skewness_sign): Ensures that the mean shift and skewness are denoting the same lopsidedness of the distribution.
- Skewness sign correlates to OCV sigma early/late check (ocv_skewness_sign): Ensures that the skewness lopsidedness (positive for late side, negative for early side) is reflected in the ocv_sigma values.
- Stddev bound by OCV sigma early/late check (ocv_stddev_bound): Ensures that stddev is bound by OCV early/late sigma values.
- LVF out of bound check (out_of_bound): Ensures that LVF data is within bounds (mean+-abstol*stddev).

Options

-abstol {list}	Specifies the list of pairs of type and absolute tolerance. Default:
	out_of_bound 6 ocv_within_cell 1e-12 min_range -1e6 max_range 1e6
-cells {list}	Specifies a list of cells to compare. All the cells are compared by default.
-check	Specifies the active checks. Possible values:
	char_checks,out_of_bound,ocv_within_cell, range_check,delay_trans_sigma_ratio, and early_late_sigma_ratio.

-exclude	The cells specified in the $-cells$ option will be skipped. The checks will apply to all other cells.	
-fix_out_of_bound	Apply a fix to out_of_bound failures.	
-index1_range	Index1 range to be used for comparison. For example, "1" or "1-3".	
-index2_range	Index2 range to be used for comparison. For example, "1" or "1-3".	
-nworst <number></number>	Specifies how many of the worst delay difference and worst percent difference outliers to include in the summary for each data type (For example, delay or leakage) of each cell. For each cell included in the summary, the worst absolute and relative outlier is reported. Default: 5	
-reltol {list}	Specifies the list of pairs of type and relative tolerance. Default:	
	ocv_within_cell 5 ocv_within_cell_table_fail_ratio 0 early_late_sigma_ratio 10 sigma_nom_ratio 3 delay_trans_sigma_ratio 2	
-report <filename></filename>	Specifies the filename to be used for the output comparison file. Default: <1 ibrary>.cmp.txt	
	An overall comparison summary is also written to the standard output.	
-report_select_arc	Creates a TCL script with the select_arc command for outliers.	
-skip_check <value></value>		
	<pre>Specifies a list of checks to skip. Possible values: char_check, range_check, early_late_sigma_ratio, sigma_nom_ratio, delay_trans_sigma_ratio, ocv_vs_log_normal_moment, pos_skewness, pos_sigma_order, mns_skewness_sign, ocv_skewness_sign, ocv_stddev_bound, and out_of_bound</pre>	
	Note: ocv_vs_log_normal_moment, pos_skewness, and pos_sigma_order are valid only for delay and trans type arcs.	
	Specifies the arc types to which the checks will be applied.	
---	--	
-skip_type	Specifies the arc types to skip. Valid values are delay, trans, and constraint. Default: do not skip any arc.	
-type <delay td="" trans<="" =""><td>s constraint></td></delay>	s constraint>	
-verbose	Generates a report showing every comparison including those that do not exceed a tolerance. The output is written to the -report filename.	
<libname></libname>		
	Specifies a library name. If a library name is not specified, tool checks the latest library loaded into memory.	

Example of usage (ldb)

```
read_ldb DATA/<libname>.ldb
write_variation -format "sensitivity_plus_nom" -filename <libname>.lib <libname>
check_lvf_data \
    -type {constraint} \
    -skip_type \
    -abstol {out_of_bound 4} \
    -reltol {ocv_skewness_sign 0.01 pos_sigma_order 0.005} \
    -nworst 3 \
    -report "lvf_checks.txt" \
    -verbose \
    <libname>
```

Example of usage (lib):

```
read_library DATA/<libname>.lib
check_lvf_data \
  -type {constraint} \
  -skip_type \
  -abstol {out_of_bound 4} \
  -reltol {ocv_skewness_sign 0.01 pos_sigma_order 0.005} \
  -nworst 3 \
  -report "lvf_checks.txt" \
  -verbose \
  <libname>
```

Note: This command should be specified after the read_library command.

compare_ccs_ecsm

Compares CCS and ECSM capacitance model data between libraries and reports differences that exceed the defined tolerances. Timing waveforms are not compared.

-absolute_average	Reports averages using absolute values.	
	For example, assuming that one difference is -3ps and another is 5ps, the calculation is this when -absolute_average:	
	<i>is not</i> used.	<i>is</i> used.
	$\frac{-3+5}{2} = \frac{2}{2} = 1$	$\frac{ -3 +5}{2} = \frac{8}{2} = 4$
-abstol <value <="" <type="" =""> <value> ></value></value>		> >
	Specifies the absolute tolerance limit for CCS vs. ECSM error comparison. Any comparison that exceeds both the -abstol and -reltol tolerances is considered an outlier and is reported. Default: 0.001 * default_unit	
	value	Specifies the absolute tolerance.
	type	Specifies the type of comparison, for example, cap or ccs_cap.
-cells {list}	Specifies a list of cells to compare. Default: all cells	
-format <txt td="" xls<="" =""><td colspan="2" rowspan="2"> htm> Specifies the format for the output report. Default: txt</td></txt>	htm> Specifies the format for the output report. Default: txt	
	htm	Requests a report formatted as HTML.
	txt	Requests a report formatted as standard text.
	xls	Requests a report in an output format that is suitable for import into Microsoft Excel.
-gui < <i>filename></i>	Generates, and specifies a name for, an intermediate file that can be used for graphical comparisons of data with the lcplot utility. For more information, see <u>"lcplot"</u> on page 175.	
-npoint	Initiates timing po libraries.	int comparison between the CCS and ECSM

-nworst < <i>number</i> >	Specifies how many of the worst delay difference and worst percent difference outliers to include in the summary for each data type (For example, delay or leakage) of each cell. For each cell included in the summary, the worst absolute and relative outlier is reported. Default: 5
-percent_max_diff	Reports the percent of the maximum difference. Default: reports the maximum of the percent difference.
-reltol <i><value></value></i>	Sets percentage tolerance for CCS versus ECSM error comparisonreltol defines a relative tolerance limit for each comparison. Any comparison that exceeds both the -abstol and -reltol tolerances is considered an outlier and is reported. Default: 0.01 (1%).
-report <filename></filename>	Specifies the filename to be used for the output comparison file. Default: <library>.cmp.txt</library>
	An overall comparison summary is also written to the standard output.
-verbose	Generates a report showing every comparison including those that do not exceed a tolerance. The output is written to the -report filename.
<ccs_library></ccs_library>	(Required positional option) CCS Library filename.
<ecsm_library></ecsm_library>	(Required positional option) ECSM Library filename.

Example

Set relative tolerance to 1%, delay tolerance to 1ps
compare_ccs_ecsm -reltol 0.01 -abstol "cap 1e-15" ccs.lib ecsm.lib

compare_ccs_nldm

Compares the CCS data to the NLDM data in a single library and reports any differences that exceed the defined tolerances.

-absolute_average	Reports average using absolute values.	
	For example, assu is 5ps, the calcula	uming that one difference is -3ps and another tion is this when -absolute_average:
	is not used.	<i>is</i> used.
	$\frac{-3+5}{2} = \frac{2}{2} = 1$	$\frac{ -3 +5}{2} = \frac{8}{2} = 4$
-abstol < <i>value</i> >	Sets the absolute comparisonabs relative tolerance that exceeds both is reported. Defau	tolerance for the CCS vs. NLDM error stol and -reltol define absolute and limits for each comparison. Any comparison these tolerances is considered an outlier and lt: 0.001 * time_unit (typically 1ns).
-cells {cell_names}	÷	
	Specifies a list of	cell names. Default: all cells
-exclude	Reverses the meaning of the $-cells$ list. This excludes the specified list of cells from validation.	
-format <txt td="" xls<="" =""><td>htm></td><td></td></txt>	htm>	
	Specifies the format for the output report. Default: txt	
	htm	Requests an HTML output format. The default directory name is ./html and can be changed using the -group option. A one page comparison is generated for each cell group. Open the file index.html in a web browser to view the report.
	txt	Requests a report formatted as standard text.
	xls	Requests a report in an output format that is suitable for import into Microsoft Excel.

-group <dirname></dirname>	Specifies the name of a directory to store cell comparisons for each cell groupgroup requests a group-by-group comparison, storing the results in the given directory name. A cell group is determined by the define_group command or by the cell_footprint attribute. The comparison report for each group is stored in the file <dir_name>/ <group_name>.cmp.txt. Default: all cells in a single report</group_name></dir_name>
-gui < <i>filename</i> >	Generates, and specifies a name for, an intermediate file that can be used for graphical comparisons of data with the lcplot utility. For more information, see <u>"lcplot"</u> on page 175.
-lcplot	Uses the lcplot utility to display the comparison results graphically. The -gui option is not required because a comparison data file called <library_lib>.gui is automatically created.</library_lib>
-nworst <number></number>	Specifies how many of the worst delay difference and worst percent difference outliers to include in the summary for each data type (delay or leakage, for example) of each cell. For each cell included in the summary, the worst absolute and relative outlier is reported. Default: 5
-percent_max_diff	Reports the percent of the maximum difference. Default: reports the maximum of the percent difference.
-reltol < <i>value</i> >	Sets percentage tolerance for CCS versus NLDM error comparisonreltol defines a relative tolerance limit for each comparison. Any comparison that exceeds both the -abstol and -reltol tolerances is considered an outlier and is reported. Default: 0.01 (1%).
<pre>-report <filename></filename></pre>	Specifies the filename to be used for the output comparison file. Default: <library_name>.cmp.txt</library_name>
-verbose	Generates a report showing every comparison including those that do not exceed a tolerance. The output is written to the -report filename.
	An overall comparison summary is also written to the standard output.
<library_file></library_file>	(Required positional option) Specifies the library filename.

compare_ecsm_nldm

Compares the ECSM data to the NLDM data in a single library and reports any differences that exceed the defined tolerances.

-absolute_average	Reports average using absolute values.	
	For example, assi is 5ps, the calcula	uming that one difference is -3ps and another tion is this when -absolute_average:
	is not used.	<i>is</i> used.
	$\frac{-3+5}{2} = \frac{2}{2} = 1$	$\frac{ -3 +5}{2} = \frac{8}{2} = 4$
-abstol < <i>value</i> >	Sets the absolute comparisonabs relative tolerance that exceeds both is reported. Defau	tolerance for the ECSM vs. NLDM error stol and -reltol define absolute and limits for each comparison. Any comparison these tolerances is considered an outlier and lt: 0.001 * time_unit (typically 1ns).
-cells {cell_names}	ł	
	Specifies a list of	cell names. Default: all cells
-exclude	Reverses the meanist of cells are exercise	aning of the $-cells$ list, so that the specified cluded from comparison.
-format <txt td="" xls<="" =""><td> htm></td><td></td></txt>	htm>	
	Specifies the format for the output report. Default: txt	
	htm	Requests an HTML output format. The default directory name is ./html and can be changed using the -group option. A one page comparison is generated for each cell group. Open the file index.html in a web browser to view the report.
	txt	Requests a report formatted as standard text.
	xls	Requests a report in an output format that is suitable for import into Microsoft Excel.

-group < <i>dirname</i> >	Specifies the name of a directory to store cell comparisons for each cell groupgroup requests a group-by-group comparison, storing the results in the given directory name. A cell group is determined by the define_group command or by the cell_footprint attribute. The comparison report for each group is stored in the file <dir_name>/ <group_name>.cmp.txt. Default: all cells in a single report</group_name></dir_name>
-gui < <i>filename</i> >	Generates, and specifies a name for, an intermediate file that can be used for graphical comparisons of data with the lcplot utility. For more information, see <u>"lcplot"</u> on page 175.
-lcplot	Uses the lcplot utility to display the comparison results graphically. The -gui option is not required because a comparison data file called <library_lib>.gui is automatically created.</library_lib>
-nworst <number></number>	Specifies how many of the worst delay difference and worst percent difference outliers to include in the summary for each data type (delay or leakage, for example) of each cell. For each cell included in the summary, the worst absolute and relative outlier is reported. Default: 5
-percent_max_diff	Reports the percent of the maximum difference. Default: reports the maximum of the percent difference.
-reltol < <i>value</i> >	Sets percentage tolerance for ECSM versus NLDM error comparisonreltol defines a relative tolerance limit for each comparison. Any comparison that exceeds both the -abstol and -reltol tolerances is considered an outlier and is reported. Default: 0.01 (1%).
-report <filename></filename>	Specifies the filename to be used for the output comparison file. Default: <library_name>.cmp.txt</library_name>
-verbose	Generates a report showing every comparison including those that do not exceed a tolerance. The output is written to the -report filename.
	An overall comparison summary is also written to the standard output.
<library_file></library_file>	(Required positional option) Specifies the library filename.

Example

Set relative tolerance to 1%, delay tolerance to 1ps
compare_ecsm_nldm -reltol 0.01 -abstol "delay 1e-12" ecsm.lib

compare_function

Compares the library function information in comp_filename against the ref_filename.

-cells {cell_names}	ł
	Specifies a list of cell names. Default: all cells
-conformal	Uses Cadence Conformal in the comparison run. A .conformal directory is created to hold the results.
	Note: When using the -conformal option, only the -cells, -define, and -model options are supported currently.
-define {directives	5}
	List of Verilog `ifdef directivesdefine option is used when comparing Verilog files to define the Verilog `ifdef compiler directives to use for the function comparison. For example, there may be different function descriptions for permitting negative timing checks denoted by `ifdef NTC `else `endif directives. By default, compare_function checks the `else `endif section. Using -define {NTC} the `ifdef NTC `else section is checked instead. The -define option supports a list of directives. Default: {}
-exclude	Reverses the meaning of the $-cells$ list, so that the specified list of cells are excluded from comparison.
-extra_comp_files	List of extra files for comparison.
-extra_ref_files	List of extra files for reference.
-map { <i>map_pairs</i> }	Specifies a list of name-map pairs to match equivalent parameters that have different names in the two files. For example, the name int might be used in one library for a parameter containing an internal state while another library might use the name int_wire. Setting -map to {int int_wire} maps all occurrences of parameter int to int_wire. Default: {}

-model <filename></filename>	Specifies the SPICE model filename to be used to create the functions from transistor-level SPICE subckts.
	Note: If the -model option is specified, then -conformal is enabled by default irrespective of whether the -conformal option is specified or not.
-report <filename></filename>	Specifies the filename to be used for the output report file. Default: <comp_filename>.cmp.txt</comp_filename>
-verbose	Generates a report showing every comparison, not just mismatches.
<ref_filename></ref_filename>	(Required positional option) Reference filename; a library (.lib), Verilog library file (.v) or a Vital library file (.vhd).
<comp_filename></comp_filename>	(Required positional option) Comparison filename; .lib, .v, or .vhd

The compare_function command compares the library function information in *comp_filename* against the *ref_filename*. The comparison and reference files can be a library (.lib) in Liberty format, a Verilog file (.v), or a Vital library file (.vhd). A comparison of the function information stored in these files is performed and any functional mismatches are reported in the output report.

For example, the function attribute of each cell output in the comparison library is compared for Boolean equivalence against the equivalent function attribute in the reference library. Alternatively, two Verilog files can be compared, or a Verilog (.v) file can be compared against the equivalent library (.lib).

The function comparison compares the functions from the two files only when the functions are described in basic logic primitives (not, and, or, xor). Comparison can also be made for sequential cells, provided both the library and Verilog descriptions were generated by Liberate. Any pin whose function description contains a user-defined primitive (UDP) that is not defined in the input Verilog file or whose function is dependent on the output of a sequential UDP is flagged as unmatched. A summary is given reporting the number of the functions in the following categories:

Category	Description
Matched	The number of functions that are same in the compared files.
Mismatched	The number of functions that did not match in the compared files.

Unmatched The number of functions that compare_function was unable to compare for a cell.

Note: The native compare_function compares only simple logic functions and basic latches/flip-flops. For cells that are unmatched, use LEC or some other method to compare.

Examples

Compare two libraries and report all the comparisons compare_function -verbose ref.lib comp.lib # Compare a .lib and .v and report mismatches to a file compare_function -report lib_vs_v.txt ref.lib ref.v

compare_library

Compares the comparison library against the reference library and reports differences that exceed the defined tolerances.

Options

-absolute_average Reports average using absolute values.

For example, assuming that one difference is -3ps and another is 5ps, the calculation is this when -absolute_average:

is not used. *is* used.

 $\frac{-3+5}{2} = \frac{2}{2} = 1 \quad \frac{|-3|+5}{2} = \frac{8}{2} = 4$

-abstol <value | {type_and_value_list}>

Sets absolute tolerance differences for comparisons. Any comparison that exceeds both the <code>-abstol</code> and <code>-reltol</code> tolerances is considered an outlier and is reported. Default: 0.001 times the default unit for each data type. For example, if the time_unit is in nS, the <code>-abstol</code> for delay defaults to 0.001nS or 1ps.

This option accepts a single value or a paired list of type and value. Individual tolerances can be set for each different data type by assigning values to the following compare types:

all, cap, ccs, ccs_cap, ccsn_dc, ccsn_vout, constraint, delay, ecsm, ecsm_cap, hyper, leakage, max_cap, max_trans, miller_cap, noise,ocv_delay, ocv_trans, ocv_delay_skewness, ocv_trans_skewness, ocv_delay_mean_shift ocv_trans_mean_shift, ocv_delay_stddev, ocv_trans_stddev, ocv_const, ocv_const_mean_shift, ocv_const_skewness, ocv_const_stddev power, trans, timing, capacitance, voltage, current

If the option has only a single value, then the type for that value is assumed to be all. The <code>-abstol</code> value must be given standard units (not library units). For example, use delay 5e=h12 to set the <code>-abstol</code> for delay to 5ps.

-cells {cell_names]	}	
	Specifies a list of	cells to compare. Default: all cells
	This option suppo option is used, the excluded from the	rts the use of a wildcard. If the -exclude on the cells in the <i>cell_names</i> list are e comparison.
-comp_adjust_tristat	te_load <-1	0 1>
	Adjusts the tri-state load of the comparison library before comparing. Default: -1	
	-1	Does not override the setting of the adjust_tristate_load parameter for the comparison library.
	0	Overrides the setting of the adjust_tristate_load parameter to equal 0 for the comparison library.
	1	Overrides the setting of the adjust_tristate_load parameter to equal 1 for the comparison library.
-constraint_report_s	style <all s<="" td="" =""><td>eparate></td></all>	eparate>
	Specifies how con parameter affects summary and the all	estraints are reported in the summary file. This the content reported in the stdout-based summary at the end of the <u>report</u> file. Default:
	all	Summarizes all constraints into a single line item in the summary.
	separate	Summarizes each type of constraint as a separate line item in the summary. The reported types will include: setup, hold, recovery, removal, min_period, mpw, nochange, nonseq_setup, and nonseq_hold.

-cellmap {list}	Specifies a list of pairs of ref_lib and comp_lib cells to compare. Default: Compare all matching cell names.	
	The new option is used to control how compare_library chooses which cells to compare. The rules for priorities pertaining to cell mapping are as follows.	
	■ If both -cells and -cellmap options are specified, then each cell in the -cells list is compared to the cellmap list. If a cell in the -cells list maps to a valid pair in the cellmap then the mapped reference cell and comparison cell is compared. One-to-many and many-to-one mapping is allowed and comparison is done for all valid combinations. If a cell in the -cells list is not present in the cellmap, then the comparison is done for the same cell in both libraries.	
	■ If only -cellmap is provided but not -cells, then each valid cell pair from the cellmap is compared.	
	■ If only -cells is provided but not -cellmap, then all cells in the -cells list that exist in both libraries are compared.	
	■ If neither -cells and -cellmap are provided, then all the cells that are present in both the reference and comparison libraries are compared.	
-exact_match	Compares arcs only when the logic (when) conditions are an exact match.	
	Note: The -exact_match option overrides the -multiple_matches option.	
-exclude	Reverses the meaning of the $-cells$ list, so that the specified list of cells are excluded from comparison.	
-format <txt td="" xls<="" =""><td>htm></td></txt>	htm>	
	Specifies the format for the output report generated by the compare_library command. Default: txt	

	htm	Formats the report as HTML. The default directory name is "./html" but you can change the name by using the -group option.
		Using this htm value generates a one-page comparison for each cell group. Open the file index.html in a web browser to view the report.
	txt	Formats the report as standard text.
	xls	Formats the report for import into Microsoft Excel.
-group < <i>dirname</i> >	Directory name to -group requests results in the giver by the define_gr attribute. The com file: <dir_name> cells in a single re</dir_name>	store cell comparisons for each cell group. a group-by-group comparison, storing the n directory name. A cell group is determined roup command or by the cell_footprint parison report for each group is stored in the >/ <group_name>.cmp.txt. Default: all port</group_name>
-gui <filename></filename>	Generates, and sp can be used for gr utility. For more in	becifies a name for, an intermediate file that aphical comparisons of data with the lcplot formation, see <u>"Icplot"</u> on page 175.
-gzip	Compresses the re	eport file using gzip.
-index1_list < <i>list></i>	List of index1 valu The comparison is ccs delay/tran	es to be used for comparison in library units. supported for nldm delay/power/trans, hs and ecsm rise/fall.
	When both index the comparison in merged together.	1_range and index1_list are specified, dexes specified by both options will be
-index1_range <rang< td=""><td>e></td><td></td></rang<>	e>	
	Limits the compari indices	ison to a range of values. Default: use all
	The <i>range</i> is eith to compare the first compare the seco	er two values separated by a "-", (e.g. "1-3" st three indices) or a single value (e.g. "2" to nd index only.)

-index2_list < <i>list</i> >	List of index2 values to be used for comparison in library units The comparison is supported for nldm delay/power/tran ccs delay/trans and ecsm rise/fall.				
	When both index the comparison in merged together.	2_range and index2_list are specified, dexes specified by both options will be			
-index2_range <rang< td=""><td>e></td><td></td></rang<>	e>				
	Limits the compar indices	ison to a range of values. Default: use all			
	The <i>range</i> is eith example, "1-3" to value (For example	her two values separated by a "-" (For compare the first three indices) or a single le, "2" to compare only the second index.)			
-keep_bundle					
	Not expand bundle	es.			
-keep_buses					
	Not expand buses	S.			
-lcplot	Uses the lcplot graphically. The – comparison data f automatically crea	utility to display the comparison results gui option is not required because a ile called <1ibrary_1ib>.gui is ited.			
-lib <abs rel="" =""></abs>	Requests an output the values in the output differences between named < comp.1	ut report formatted like the comp.lib, where data table represent the absolute or relative en the two libraries. The output report is <i>ib</i> >_ <abs rel="" ="">.cmp.</abs>			
	abs	Values represent the absolute differences between the two libraries.			
	rel	Values represent the relative difference between the two libraries.			

-match_custom_attributes <list>

Lists user-provided custom attributes that will be matched while comparing two .lib files. Number of custom attributes that can be specified is not limited.

Example:

compare_library -match_custom_attributes "min_timing"
-report cmp2.txt lib1 lib2

While comparing lib1 and lib2, Liberate LV will also match the specified custom attribute, min_timing, apart from the usual matching conditions, such as timing_sense, timing_type, and when condition.

-merge_only	Merges the cell-level reports. This option lets you parallelize compare_library at cell level on different machines. After the parallel runs are complete, use the <code>-merge_only</code> option to compare the library-level attributes and combine the cell-level reports.					
	Syntax:					
	compare_library -merge_only -cells < <i>cell list</i> > -report \$ <i>report_dir/my_report.txt</i>					
	Here, use of -cells <cell list=""> is supported, but it is optional. It is possible to merge only a subset of cell-level reports using the -cells option with -merge_only.</cell>					
	Note: The <code>-merge_only</code> option should be used only when cell- level <code>compare_library</code> reports are already available. Cell- level reports are created if <code>compare_library</code> is run for a single cell at a time using the <code>-cells</code> option.					
	Following is an example based on parallel tasks:					

	## compare_top.tcl					
	################					
	## parallelize compare_library at cell level					
	source \${CELLSFILE}					
	<pre>foreach cell \$cells {</pre>					
	create_task -script \$rundir/compare_bot.tcl -args [list \$cell \$REPORTNAME \$REFLIB \$CMPLIB] -logdir \$rundir/ new_data/logs/compare_library/\$cell					
	}					
	parallelize_tasks -workdir \$rundir/new_data					
	## Merge					
	set exec_compare_library_merge "compare_library \setminus					
	-cells \$cell\					
	-merge_only\					
	-report \${REPORTNAME}.cmp.txt \					
	\$reflib \					
	\$COMPARELIB"					
	<pre>puts "\${exec_compare_library_merge}"</pre>					
	eval \$exec_compare_library_merge					

```
#############
                          ## compare bot.tcl
                          #############
                          set cell [lindex $argv 0]
                          set REPORTNAME [lindex $argv 1]
                          set REFLIB [lindex $argv 2]
                          set COMPARELIB [lindex $argv 3]
                          set exec compare library "compare library \
                                     -cells $cell\
                                     -report ${REPORTNAME}.cmp.txt \
                                     $REFLIB ∖
                                     $COMPARELIB"
                          puts "SCM ${exec compare library}"
                          eval $exec compare library
                          Reports the results of comparing all arcs that have functional
-multiple matches
                          overlap with a reference arc. Default: reports the table that
                          gives the best match.
                          Multiple arcs are shown in the output file as (N of M) after the
                          when : line. For example:
                          when : !M1 Vs (!(M1)*!(M2))(1 of 2), Timing : combinational
                          The -exact match option overrides the
                          -multiple_matches option.
                          Requests comparison of only the NLDM data. Comparison of
-nldm_only
                          the following data is ignored:
                          CCS and ECSM timing
                          Noise and power constructs
                          Disables the comparison of data groups that have different
-no interpolation
                          indices, that is, no interpolation occurs between index points.
                          Default: if the index values are different, the comparison values
                          are interpolated.
                          Specifies how many of the worst delay difference and worst
-nworst <number>
                          percent difference outliers to include in the summary for each
                          data type (delay or leakage, for example) of each cell. For each
                          cell included in the summary, the worst absolute and relative
                          outlier is reported. Default: 5
```

```
-ocv_avg_early_late
                         Enables comparison of the average of early and late
                         ocv_delay or ocv_trans data.
-ocv_const_report_style < all | separate >
                         Specifies how the following OCV data types are reported in the
                         summary file:
                         ocv_const
                         ocv_const_mean_shift
                         ocv const stddev
                         ocv_const_skewness
                                          Default) Prints a combined entry for each
                         all
                                          data type for the specified constraint types,
                                          such as setup and hold.
                                          Following is an example of summary of
                                          outliers:
                                          ocv const has 10 outliers
                                          Here, 10 is the sum of outliers of all the
                                          specified constraint types.
                                          Prints separate entry for each data type for
                         separate
                                          all the specified constraint types.
                                          For example:
                                          ocv_const(setup) has 5 outliers,
                                          ocv_const(hold) has 5 outliers.
```

```
-ocv_early_late <string>
```

Selects the ocv_sigma data to be compared. By default, both early and late data are compared.

Valid values are early and late.

-ocv_include_nominal

	Includes the nominal delay when comparing the early and late sigma values. Default: compare ocv_sigma values.
	The Liberty Variation Format (LVF) ocv_sigma_* table values can be small. Comparing these values directly can lead to a significant number of outliers. Use this option to include the nominal delay in the comparison. This will reduce the number of outliers. The Tempus based mean_shift, skewness, and stddev values are also adjusted before being compared.
-ocv_over_nominal	Changes the algorithm used to compute the relative difference for OCV data types to divide the OCV difference by the maximum of the nominal_delay or stddev from the reference library.
	This option is recommended if the $nominal_delay$ is small or negative because it can cause large percent errors.
	The changed algorithm divides the OCV difference (ref_ocv -comp_ocv) by the maximum of the ref_nominal_delay and the ref_stddev when computing the relative difference for OCV data types.
-ocv_sigma_factor <	factor type_factor_pairs >
	Multiplies the OCV data by the given factor before data comparison. The value supports a single value or a paired list of ocv_type values. The supported types are: ocv_delay, ocv_trans, and ocv_const.
	Examples: "3" or "ocv_delay 3.0 ocv_trans 1.5 ocv_const 2.5"
	Default: 1.0 for all OCV data types
-padding	Pads delays, transitions, and constraints by $\frac{1}{2}$ input slew and pads power by an additional $\frac{1}{2}CV^2$ (where C=output capacitance, V=Vdd for that pin) before comparison. The padding does not apply to hidden power because the output is not toggled.
	Padding is useful when comparing small or even negative delay values.

-padding_index <end< th=""><th> mid same></th><th></th></end<>	mid same>					
	Selects the slew is same	ndex to use when adding padding. Default:				
	end	Uses the last slew index.				
	mid	Uses the mid slew index.				
	same	Uses the same slew index as the reference value.				
-percent_max_diff	Reports the maximum difference as a percentage. Default: reports the maximum of the percent difference.					
-ref_adjust_tristate	e_load					
	Adjusts the tri-stat	te load of the reference library before				
	-1	Does not override the setting of the adjust_tristate_load parameter for the reference library.				
	0	Overrides the setting of the adjust_tristate_load parameter to equal 0 for the reference library.				
	1	Overrides the setting of the adjust_tristate_load parameter to equal 1 for the reference library.				
-reltol <value td="" {t<="" =""><td>ype_and_value</td><td>e_list}></td></value>	ype_and_value	e_list}>				

Sets percentage tolerance differences for comparisons. Any comparison that exceeds both the <code>-abstol</code> and <code>-reltol</code> tolerances is considered an outlier and is reported. Default: 0.01 (1%).

This option accepts a single value or a paired list of type and value. Individual tolerances can be set for each different data type by assigning values to the following compare types:

all, cap, ccs, ccs_cap, ccsn_dc, ccsn_vout, constraint, delay, ecsm, ecsm_cap, hyper, leakage, max_cap, max_trans, miller_cap, noise, ocv_delay, ocv_trans, ocv_delay_skewness, ocv_trans_skewness, ocv_delay_mean_shift ocv_trans_mean_shift, ocv_delay_stddev, ocv_trans_stddev, ocv_const, ocv_const_mean_shift, ocv_const_skewness, ocv_const_stddev power, trans, timing, capacitance, voltage, current

If the option has only a single value, the type for that value is assumed to be all.

-report <filename> Specifies the filename to be used for the output file. Default: <comp_lib>.cmp.txt

-report_pos_neg_max_diff

Prints both negative and positive max diff and diff% in each table in the summary and verbose reports.

-report_select_arc_nworst <pos_num>

Generates a Tcl script with <u>select_arc</u> command for the top pos_num worst absolute and relative outliers in each data table reported by compare_library.

Example:

compare_library -report_select_arc_nworst 1
\$ref_lib \$comp_lib

Liberate LV generates the file, <comp_lib>_select_arc.tcl, with select_arc command. If -report is set, the file path is printed with the file name as <\$report>_select_arc.tcl.

The Tcl file contains the following content for arcs with outlier.

Top 1 absolute positive outlier(s) in table 'trans' select_arc -when "" -pin Z -pin_dir R -related_pin AN related_pin_dir F -type combinational CELLNAME

select_index -index_1 { 27 } -index_2 { 6 }

Line=696, diff=0.216569, diff%=541.42%, REF=0.04, COMP=0.256569, nom_type=trans, nom_val=0.3667, MC_sigma=N/A, sigma_type=N/A, MC_CT=N/A

select_arc -when "" -pin Z -pin_dir F -related_pin IDDTN
-related_pin_dir R -type combinational CELLNAME

select_index -index_1 { 6 } -index_2 { 1 }

Line=1909, diff=-0.6219, diff%=-12.44%, REF=4.9998, COMP=4.3779, nom_type=trans, nom_val=114.383, MC sigma=N/A, sigma type=N/A, MC CI=N/A

Top 1 relative positive outlier(s) in table 'trans'

select_arc -when "" -pin Z -pin_dir R -related_pin AN related pin dir F -type combinational CELLNAME

select index -index 1 { 18 } -index 2 { 5 }

Line=641, diff=0.181034333333, diff%=542.02%, REF=0.0334, COMP=0.214434333333, nom_type=trans, nom val=0.3547, MC sigma=N/A, sigma_type=N/A, MC_CI=N/A

-type {list}	Specifies a list of data comparison types to include. Default: all (include all types). However, the exception to the default behavior is that CCSP types must be specified explicitly; they are <i>not</i> included by default.
	The valid comparison types are:
	all, age_delay, age_const, age_tran, attributes, cap, ccs, ccs_cap, ccs_delay, ccs_trans, ccs_ecsm_cap, ccs_retain, ccsn_dc, ccsn_prop, ccsn_vout, ccsp, ccsp_cap, ccsp_dc, ccsp_lc, ccsp_res, clear, constraint, constraint_variation, delay, delay_variation, drv_wform, ecsm, ecsm_cap, ecsm_cap_variation, ecsm_variation, em, em_maxcap, groups, hidden_power, hyper, leakage, max_cap, max_trans, miller_cap, noise power, retain, retain_trans, si_prop_h, si_prop_w, siv, trans, trans_variation, ocv_const_mean_shift, ocv_const_stddev, ocv_delay_stddev, ocv_delay_mean_shift, ocv_trans_mean_shift, ocv_trans_stddev, ocv_trans_skewness, setup, hold, removal, recovery, min_period, mpw, nonseq_setup, nonseq_hold, three_state, three_state_enable, ocv_delay_mean_shift, ocv_delay_stddev, ocv_trans_stddev, three_state_disable, tristate, preset, ocv_const, ocv_delay, ocv_trans, ocv_retain_ocv_retain_trans_ocv_delay_meantile.
	<pre>ocv_trans_quantile, and ocv_const_quantile.</pre>
	Usage example for ocv_delay_quantile,

ocv_trans_quantile, and ocv_const_quantile types:

compare_library -type "ocv_delay_quantile
ocv_trans_quantile ocv_const_quantile" \$file1 \$file2

Points to note for these three types:

- These are not real LDB tables. The data is created on fly during compare_library, if enabled with the -type option.
- Use the log-normal conversion formula from check_lvf_data to convert moments to quantiles.
- By default, quantiles are not generated or compared. These options must be explicitly specified with the -type option.
- The -ocv_over_nominal flag is ignored for these three types.

For convenience, you can also request subsets of these types by specifying the following values:

value	subset				
all	This is the default.				
capacitance	<pre>{cap ccs_cap ecsm_cap ecsm_cap_variation in_cap max_cap miller_cap}</pre>				
CCS	{ccs_delay ccs_trans}				
ccsp	{ccsp_cap ccsp_dc ccsp_lc ccsp_res}				
constraint	<pre>{setup hold recovery removal mpw nonseq_setup nonseq_hold}</pre>				
current	{ccs ccsn_dc}				
em	Compare the electro migration (EM) max_toggle_rate data.				
em_maxcap	compare the electro migration (EM) max_cap data				
	Note : By default, both max_toggle_rate and max_cap data will be compared.				
ocv_constrai nt	Compare the constraint sensitivity data.				

	timing	{delay delay_variation ecsm ecsm_variation max_trans time_const trans trans_variation}			
	voltage	{hyper noise ccsn_vout}			
	The compare_li from hidden powe compares the dyn {hidden_power {power hidden_	brary command separates dynamic power r. For example, specifying -type {power} amic power, while specifying -type } compares the hidden power, and -type _power} compares both.			
-unmatched	Requests a report on reference library data that do not have equivalent entries in the comparison library.				
-upscale	When the data for a particular arc have different data dimensions in two different libraries (for example, 7x1 vs. 7x7), the data dimension of the smaller table is scaled up to match the data dimension of the larger table.				
-verbose	Generates a report that do not exceed -report filename	rt showing every comparison including those d a tolerance. The output is written to the e.			
	An overall compar output.	rison summary is also written to the standard			
<ref_lib></ref_lib>	(Required position	al option) Reference library.			
-summary < <i>string</i> >	Saves the summa specified file. By d stdout.	ry report that appears on stdout to the lefault, the summary is written only to			
<comp_lib></comp_lib>	(Required position	nal option) Comparison library.			

The compare_library command compares data found in the reference library (ref_lib) to the matching data found in the compare library $(comp_lib)$ and reports the differences that exceed the defined tolerances. The report includes the comparison of attributes, capacitance, leakage, delay, transition, power, timing constraints, and comparison of advanced model data such as ECSM, CCS, Electromigration (EM), Liberty Variation Format (LVF), and Normalized Driver Waveform (NDW). For CCS, the current waveforms are converted to voltage waveforms and the comparisons are performed using delay and slew thresholds, rather than for each current measurement. If the table indices in the comparison library are different from the reference library, bi-linear interpolation is used before performing the comparison. For CCSN, the following data types are supported: $ccsn_dc, ccsn_vout$,

and miller_cap (propagation tables are not supported). For CCSN_DC and ECSM, five data points are compared: the first point, the last point, and three intermediate points.

The output reports when reference and comparison values are zero (including cap, max_tran, max_cap, and so on.). If the reference value is zero and the comparison value is not zero then the percent difference is reported using a "/0". This "bad" data point is not included in the computation of the overall average, but it is counted as an outlier.

When comparing libraries, the data entries must have equivalent conditions. Two entries are deemed equivalent if they have the same or overlapping logic conditions, related pins, and data type. If comparing libraries with different cell names use the <code>-define_map</code> command to map the names in the comparison library to the reference library. Note that all the pin names must match.

When comparing two libraries that have different index values, slew thresholds, and units, the values in the $comp_1ib$ are scaled accordingly before comparison. The following characters are used to indicate that some form of data manipulation has occurred before the comparison:

*	Data were scaled due to slew thresholds or units.
^	Input slews were interpolated.
~	Output loads were interpolated.
!	The indices were switched.
+	Both the ref_lib and $comp_lib$ values were padded.
/	Slews were extrapolated.
#	Loads were extrapolated.

If the number of indices (dimensions) differs between two data groups, the data in the smaller dimension table is expanded to fit the larger dimension table. For example, if comparing delay data based only on input slew versus delay data based on slew and load, the 1-D slew table is expanded to a 2-D slew/load table by using the first value of the load indices from the 2-D table.

When the reference and comparison library values are 0 (including for cap max_tran, max_cap, etc.) a report is generated. If the reference value is zero and the comparison value is non-zero, then the percent difference is reported as a "/0". This point is not included in the overall average equation, but it is counted as an outlier.

Note: If present, the cell_leakage_power is listed as the first entry in the leakage power comparison table and has the state When : "".

Examples

compare_library Command Example

```
# Set all relative tolerances to 2%, constraint tolerance
# to 3%, power tolerance to 5%. Set absolute tolerance
# values for constraint, transition, leakage, and power
compare library \
    -reltol { all 0.02 constraint 0.03 power 0.05 } \
    -abstol { constraint 5e-12
        trans 5.0e-12
        leakage 2.e-15
        power 3e-15 } \
    ref.lib \
    comp.lib
```

Sample Output

*** BEGIN INVX1 COMPARISON ***

Legend : * scaled, ! indices switched, ^ slews interpolated, ~ loads interpolated, + half slew padding

INVX1 Delay Comparison in ns Pin Name | Ref Value | Comp Value | Diff | Diff % | Type | Index_1 | Index_2 | | Row #| +-----+ 1| INVX1:A->ON FR | 0.181790 | 0.171756 | -0.010034 | -5.52% | delay | 0.304 | 0.058 | L 21 INVX1:A->ON FR | 0.239880 | 0.227162 | -0.012718 | -5.30% | delay | 0.612 | 0.058 | +----+ INVX1:A->ON RF | 0.149020 | 0.138183 | -0.010837 | -7.27% | delay | 0.612 | 0.058 | 31 1

```
INVX1 Delay SUMMARY
```

+	Data Type	Entries	+	+	+	++ Max Diff	Max Diff%	++ Outliers
	delay(ns)	98	-0.00166	-2.30%	4.27%	-0.01272	-7.27%	3
Worst	delay outlie	r: Max Abs	: -0.01272,	Row # :	2; Max Rel:	-7.27%, Row	#: 3	

INVX1 Transition Comparison in ns

+	+	+		+	+	+	++		++
Rov	v #	Pin Name	Ref Value	Comp Value	Diff	Diff %	Туре	Index_1	Index_2
+	+	+		+	+	+	++		+
	1	INVX1:A->ON FR	0.219420	0.201528	-0.017892	-8.15%	rising	0.004	0.058
	2	INVX1:A->ON FR	0.219220	0.201360	-0.017860	-8.15%	rising	0.013	0.058
	3	INVX1:A->ON FR	0.219550	0.201632	-0.017918	-8.16%	rising	0.032	0.058
	4	INVX1:A->ON FR	0.219330	0.201455	-0.017875	-8.15%	rising	0.072	0.058
	5	INVX1:A->ON FR	0.219460	0.202950	-0.016510	-7.52%	rising	0.148	0.058

Liberate LV Library Validation Reference Manual Liberate LV Commands

 +	6 7 +	INVX1:A->ON INVX1:A->ON	FR 0.23846 FR 0.31677	50 0.225337 70 0.301474	-0.013123 -0.015296	-5.50% r: -4.83% r:	ising 0.30 ising 0.61	4 0.058 2 0.058 ++
INV	X1 Transition	SUMMARY						
+	Data Type	-+ Entries	+ Avg Diff	+ Avg Diff%	+ Sigma%	H	+ Max Diff%	Outliers
+	trans(ns)	-+ 98	+	+	+ 2.94%	-0.01792	+	·++ 7
+ Wor	st trans outl	-+ ier: Max Abs	: -0.01792,	+ Row # :	3; Max Rel:	-8.16%, Row	#: 3	.++
* * *	END INVX1 CO	MPARISON ***						
Ove	rall LIBRARY	SUMMARY						
+	Data Type	-+ Entries	+ Avg Diff	+ Avg Diff%	+ Sigma%	+ Max Diff	+ Max Diff%	++ Outliers
+	leakage(nW)	2	+	+	+	0.00000	+	·++ 0
+		-+	+	+	+	+	+	++
+	Data Type	-+ Entries	+ Avg Diff	+ Avg Diff%	+ Sigma%	Max Diff	+ Max Diff%	Outliers
+	cap(pf)	2	+ I 0.00000	+ 0.00%	+	0.00000	+	·++ 0
+		-+	+	+	+		+	
	Data Type	Entries	Avg Diff	Avg Diff%	Sigma%	Max Diff	Max Diff%	Outliers
	delay(ns)	98	-0.00166	-2.30%	4.27%	-0.01272	-7.27%	3
Wor +	st delay outl	ier (one per	cell):		+		+	
 +	#	Cell	Max Diff	Row #	Cell	Max Diff%	Row #	
 +	1	INVX1	-0.01272	2	INVX1	-7.27%	3	
+	Data Type	-+	+ Avg Diff	+ Avg Diff%	+ Sigma%	+ Max Diff	+ Max Diff%	Outliers
+	trans(ns)	-+ I 98	+	+ -2.1%	+ 2.94%	-0.01792	+	·++ 7

Wors	t trans outli	er (one pe	r cell):							
	#	Cell	Max Diff	Row #		Cell	Max Diff%	Row #	1	
	1	INVX1	-0.01792	3		INVX1	-8.16%	3		
+	+	+-	+	+		+		-+	-+	
+		+	-+	-+		+	+	+		++
	Data Type	Entries	Avg Diff	Avg	Diff%	Sigma	1% Max Di	iff Max	ĸ Diff%	Outliers
	power(pJ)	98	0.00003		1.99%	6.54	\$ 0.000	000	0.00%	
+		+	-+	-+		+	+	+		++
+	+	Avg Diff%	+ Sigma%	-+	+ s					
+	298	-0.82%	+ 5.18%	-+	+ 0					

+-----+

| 298 | -0.82% | 5.18% | 10 | +-----+

*** LIBRARY Comparison of comp.lib to ref.lib completed on Wed May 31 14:39:41 PDT 2006

Sample Library Summary

Overall LIBRARY SUMMAR	Y
------------------------	---

+ Data Type	+	+ Avg Diff	+ Avg Diff%	+ Sigma%	Max Diff	+ Max Diff%	++ Outliers
leakage(nW)	2	0.00000	 0.00%	0.00%	0.00000	0.00%	++ 0
cap(pf)	2	0.00000	0.00%	0.00%	0.00000	0.00%	· 0
delay(ns)	98	-0.00166	-2.30%	4.27%	-0.01272	-7.27%	3
trans(ns)	98	-0.00242	-2.18%	2.94%	-0.01792	-8.16%	7
constraint(ns)	0	0.00000	0.00%	0.00%	0.00000	0.00%	0
power(pJ)	98	0.00003	1.99%	6.54%	0.00000	0.00%	0
+++++++	+ Avg Diff% +	Sigma%	++ Outliers ++	•			

compare_spice

Compares the function information extracted from a cell-level SPICE netlist (subckts, model) to the function attributes in the .lib. The compare_spice command also checks that all the timing, power, constraint, and leakage arcs (including all necessary states) are represented in the library.

-cells {cell_names}				
	Specifies a list of cells to compare. Default: all cells			
	This option supports the use of a wildcard.			
-conformal	Uses Cadence Conformal in the comparison run. A .conformal directory is created to hold the results.			
-dir < <i>directory</i> >	Directory name to store intermediate files used in the lib-to- SPICE comparison. Default: SPI			
-exclude	Reverses the meaning of the -cells list, so that the specified list of cells are excluded from comparison.			
-extsim < <i>sim_name</i> >	Specifies an external SPICE simulator, for example, Spectre to be used by <i>inside_view</i> for resolving "collisions." Collisions occur when Liberate LV cannot logically resolve node values to a logical 1 or 0. To resolve the values, Liberate LV uses circuit simulation. Default: uses the Alspice simulator.			
-extsim_format <"spice" "spectre">				
	Type of netlist format. Default: "spice"			
-map { <i>map_pairs</i> }	Specifies a list of name-map pairs to match equivalent parameters that have different names in the two files. For example, the name of internal pins used in the reference library might not be the same as those generated by Liberate LV from the SPICE subckts. Default: {}			
-model <filename></filename>	(Required) SPICE model filename to be used to create function from transistor-level SPICE subckts.			
-overlap_when	Permit overlapping when conditions when comparing arcs. Default: require exact logic equivalence for all when conditions.			
-report <filename></filename>	Specifies the filename to be used for the comparison report file. Default: <dir>/<comp_filename>.cmpspi.txt</comp_filename></dir>			

-subckts {<filenames>}

	(Required) Specifies the list of files containing the SPICE subckts for each cell to be compared.
-verbose	Generates a report showing every comparison, not just mismatches.
<ref_filename></ref_filename>	(Required positional option) Reference library (.lib).

The compare_spice command is used to compare the function information extracted from a cell-level SPICE netlist (subckts, model) to the function attributes in the .lib. It also checks that all the timing, power, constraint and leakage arcs (including all necessary states) are represented in the library. The function and arc information is extracted from SPICE netlists and stored in library (.lib) form in a file named < dir > /<libname > .arc.lib. The compare_spice command then calls compare_arcs to verify the arcs and calls compare_function to verify the function information of the extracted library with the reference library ($ref_filename$). The arc-comparison result is written to file < dir > /<libname > .arc.cmp.txt, while the function-comparison report is written to the -report filename (default < dir > /<libname > .spi.cmp.txt). Note that the set_operating_condition command is required before compare_spice to enable the correct use of the SPICE model.

Example

```
# Compare the arcs and function in library test.lib
# against the SPICE subckts description
set subckts {nand2x4.spi nor2x2.spi dffx1.spi}
set_operating_condition -temp 25 -voltage 1.2
compare_spice -model models.spi -subckts $subckts \
    -verbose test.lib
```

compare_structure

Compares the structure of two libraries.

-cells {cell_list}	Specifies a list of cells to include for comparison. Default: all cells			
-cell_group_trend	Compares the library structure amongst cells belonging to the same group. A cell group is created by grouping cells based on the group_attribute parameter (default is the cell_footprint attribute) and then sorting them alphabetically. When this option is set, the first cell in the group is compared to the second cell in the group and then the second cell is compared to the third cell and so on.			
	A single reference library should be given to compare_structure when this option is used. If a cell group has only one cell, then no comparison is performed for that group.			
-exclude	Reverses the meaning of the $-cells$ list, so that the specified list of cells are excluded from comparison.			
-match_custom_attrib	outes {list of custom attributes}			
	Specifies a list of custom attributes that must be matched while comparing two .libs.			
-nldm_only	Requests that only the nldm data is compared. The ccs and ecsm timing and the noise and power constructs are ignored.			
-overlap_when	Allows overlapping 'when' conditions to be considered equivalent. By default it allows only exact functional equivalence of 'when' conditions.			
-report {filename}	Specifies the name to be used for the output file. Default:			

-type	{list}	Specifies a list of data comparison types to include. Default: all (include all types). However, the exception to the default behavior is that ccsp types must be specified explicitly; they are <i>not</i> included by default.				
		The valid comparison types are:				
		<pre>all, attributes, cap, ccs, ccs_cap, ccs_delay, ccs_trans, ccs_ecsm_cap, ccs_retain, ccsn_dc, ccsn_prop, ccsn_vout, ccsp, ccsp_cap, ccsp_dc, ccsp_lc, ccsp_res, clear, constraint, constraint_variation, delay, delay_variation, drv_wform, ecsm, ecsm_cap, ecsm_cap_variation, ecsm_variation, em, em_maxcap, groups, hidden_power, hyper, leakage, max_cap, max_trans, miller_cap, noise power, retain, retain_trans, si_prop_h, si_prop_w, siv, trans, trans_variation, ocv_const_mean_shift, ocv_const_stddev, ocv_const_skewness, ocv_delay_mean_shift, ocv_delay_stddev, ocv_delay_skewness, ocv_trans_mean_shift, ocv_trans_stddev, ocv_trans_skewness, setup, hold, removal, recovery, min_period, mpw, nonseq_setup, nonseq_hold, three_state, three_state_enable, three_state_disable, tristate, preset, ocv_const, ocv_delay, ocv_trans, ocv_retain, ocv_retain_trans.</pre>				
		For convenience, you can also request subsets of these types by specifying the following values:				
		value	subset			
		capacitance	{cap ccs_cap ecsm_cap ecsm_cap_variation in_cap max_cap miller_cap}			
		CCS	{ccs_delay ccs_trans}			
		ccsp	{ccsp_cap ccsp_dc ccsp_lc ccsp_res}			
		constraint	{setup hold recovery removal mpw nonseq_setup nonseq_hold}			
		current	{ccs ccsn_dc}			
		em	compare electro migration data			
		ocv_constraint	Compare the constraint sensitivity data			
		timing	{delay delay_variation ecsm ecsm_variation max_trans time_const trans trans_variation}			
		voltage	{hyper noise ccsn_vout}			
-verbo	ose	Specifies that all structural data in both libraries are itemized in				

Specifies that all structural data in both libraries are itemized in the report.
<ref_lib></ref_lib>	(Required positional option) Specifies the reference library name.
<comp_lib></comp_lib>	Specifies the name of the library to compare against the reference library (ref_lib). This option is not used when the -cell_group_trend option is specified; otherwise it is required.

Structure comparison checks to see that both libraries have the same arcs, groups, and attributes. Values are *not* compared. (Use <u>compare_library</u> to compare values.) A report entry is made for any arc, group, or attribute that is present in one library, but not the other.

The output report has two sections:

Reports on groups and attributes.

A group or attribute difference is tagged with a "?" at the end of the comparison line. For attributes that represent Boolean logic functions (e.g. function, state_function, next_state, etc.) the comparison checks for functional equivalence, and flags differences.

Reports on arcs.

An attribute or group missing from either library has a "?" in the comparison or reference column for that attribute or group.

By default, only differences between the two files are reported.

Note: The compare_structure command replaces the functionality of compare_arcs within Liberate LV. However, compare_arcs is still supported for backward compatibility.

Sample Output

+-	+			+	++
.	Arc#	Arc Name	Data Type	Ref Type	Comp Type
I	377	ALPHA_CKENOA12:phi->i0	rise_constraint	setup_rising	setup_rising
Ι	378	ALPHA_CKENOA12:phi->i0	fall_constraint	setup_rising	setup_rising
	379	ALPHA_CKBUF09:i->o	dc_current	ccsn_first_stage	
I	380	ALPHA_CKBUF09:i->o	dc_current	ccsn_last_stage	?
+-	+			+	++

define_arc

Specifies a user-defined arc to override the Liberate LV automatic arc determination. An arc represents library data between a given pin and a related pin.

Options

```
-constraint <"function">
                         Specifies the logic condition applied to vectors but does not
                         place the actual states in the library.
-delay_threshold { <in_rise | cross> <in_fall | cross> <out_rise
 cross> <out_fall | cross> }
                         Defines a list of delay percentage measurement points (a ratio
                         of VDD normalized to between 0 and 1) for the arc. Each option
                         consists of a list of four values representing the input rise delay
                         threshold, the input fall delay threshold, the output rise delay
                         threshold, and the output_fall_delay threshold in that exact
                         order. If not specified, then all delays are measured at the values
                         defined by the delay_inp_rise, delay_inp_fall,
                         delay_out_rise, and delay_out_fall parameters.
                         When differential pairs are specified for inputs using the
                         -dual_related option or for outputs using the -dual_pin
                         option, the delay measurements can be made using the voltage
                         crossover between the differential signals. To request that the
                         delay measurements use the crossover point, use the value of
                         cross for the -delay_threshold option instead of a ratio. For
```

-delay threshold { 0.5 0.5 cross cross }

-dependent_load <value>

example:

Specifies the load to add to dependent side pins. Use this option to control the load applied to side outputs that impact the arc. Dependent loads specified with the -dependent_load option take precedence over those specified by the set_dependent_load command.

-dual_dir <U | D | B>

	Specifies the switching direction of dual pin used to set load direction. The -dual_dir option is the equivalent of the -load_dir option as it defines the direction of the load circuitry to apply to the -dual_pin of this define_arc command.	
	U	Sets a direction of up.
	D	Sets a direction of down.
	В	Sets a direction of both.
-dual_pin < <i>name</i> >	Specifies the othe	r pin in a pair of differential <i>output</i> pins.
-dual_related <name< td=""><td>></td><td></td></name<>	>	
	Specifies the othe	r pin in a pair of differential <i>input</i> pins.
-extsim_deck_header		
	Allows to provide external simulator Liberate process of used when an ext option of the valid specific version of Liberate does not ensure that the co simulation. The value s ("\n"). The value s For example:	external simulator commands directly to the on an individual arc basis without using the or reviewing them. This option is intended to be ernal simulator is used (refer to the -extsim date_library command). It is a local arc if the parameter extsim_deck_header. As parse the string specified by this option, ontents are valid and consistent with the arc alue string can contain the return character string is included at the top of simulation deck.
	<pre>define_arc -exts ck -pin Q</pre>	<pre>im_deck_header ".ic n128 0" -related_pin</pre>
-ic <" <i>ic_list</i> ">	Specifies initial co pinlist.	ndition voltage values for each pin in the
-ignore	A flag that preven related pin and en the -pin and -re options, including can be used to dis analyzing the spec	ts simulation of all arcs originating from the ding at the pin. When this option is used, only elated_pin options are required. All other the -vector option, are ignored. This option sable the internal view in Liberate LV from cified arc.
-load_dir <u d="" h<="" td="" =""><td>3></td><td></td></u>	3>	
	Specifies whether	the pullup resistance, the pulldown

resistance, or both resistances should be applied to this arc.

	U	Applies the pullup resistance.
	D	Applies the pulldown resistance.
	В	Applies both the pullup and pulldown resistances.
-metric <delay gl:<="" td="" =""><td>itch></td><td></td></delay>	itch>	
	Specifies the metr	ic to use for measuring timing constraints.
	delay	Produces a violation when a delay change at the probed pin exceeds the constraint_delay_degrade parameter.
	glitch	Produces a violation when the glitch-peak at the probed pin exceeds the constraint_glitch_peak parameter.
-pin {pins}	(Required) Specifies a list of destination pins for the arc (typically output pins for combinatorial arcs, input pins for timing constraint or hidden power arcs).	
-pin_dir <r f="" =""></r>	Specifies the trans	sition direction of pins.
	R	Specifies a rising transition.
	F	Specifies a falling transition.
-pin_gnd {pin voltage}		
	Specifies a list of p arc-specific voltag	paired values, each consisting of a pin and the le that represents a logic <i>zero</i> for that pin.
-pin_load < <i>value</i> >	Specifies additional pins of the defin option refers to a tap placed prior to the template must be command. The ad pulldown resistant	al circuitry to be applied to all the destination e_arc command. The -pin_load value emplate that defines the loading circuitry to be loading capacitance for the pin. The loading pre-defined using the define_pin_load ditional circuitry can include pullup and ces and series resistance.
-pin_vdd {pin voltage}		
	Specifies a list of p arc-specific voltag	paired values, each consisting of a pin and the le that represents a logic <i>one</i> for that pin.
-probe <{names} a	ltos_internal>	

	Specifies a list of names of nodes to monitor for constraints in sequential cells. The -probe option is used for timing constraints and defines the nodes to monitor when determining the constraint. It can be an external pin such as the <code>Q</code> pin in a flip-flop or an internal node name. Use the -probe <code>altos_internal</code> option when a constraint can be measured at both an internal node and an output pin. This instructs Liberate LV to use the internal probe node. If the -probe option is not specified then the pin defined by the <code>constraint_output_pin</code> parameter is probed.
-related_pin {pins}	Specifies a list of related pins (typically input pins for combinatorial arcs, clock pins for timing constraint arcs) while the -pin option is a list of destination pins for the arc.
-related_pin_dir <r< td=""><td> F></td></r<>	F>
	Transition direction of related pins.
	R Specifies a rising transition.
	F Specifies a falling transition.
-slew_threshold { 1	<pre>ower_rise upper_rise lower_fall upper_fall }</pre>
	Specifies a list of slew percentage measurement points (a ratio of VDD normalized to between 0 and 1) for the arc. Each option consists of a list of four values. For <code>-slew_threshold</code> the values in the list represent the lower_rise_slew measurement threshold, the upper_rise_slew measurement threshold, the lower_fall_slew measurement threshold and the upper_fall_slew measurement threshold in that exact order. If not specified, then all slews are measured at the values defined by the measure_slew_lower_rise, measure_slew_upper_rise, measure_slew_lower_fall, and measure_slew_upper_fall parameters.
<pre>-type <async ccsn_<br="" =""> disable edge e min_clock_tree_path nochange_high_high nochange_low_low r removal retain</async></pre>	_first ccsn_last combinational dc_current enable hidden hold max_clock_tree_path min_period minperiod mpw nochange_high_low nochange_low_high non_seq_hold non_seq_setup power recovery setup>

Specifies the type of arc. Default: combinational

async	An async arc corresponds to a preset or clear transition.	
combinational		
	The arc is a combinational path from input pins (related_pin) to output pins (pin) for combinational cells.	
disable	The disable type is used for specifying arcs that disable tri-state gates.	
edge	An edge arc between an input and an output pin is an edge-triggered transition.	
enable	The enable type is used for specifying arcs that enable tri-state gates.	
hidden	A hidden arc is an arc that doesn't cause an output transition and is used to simulate hidden power for that pin.	
hold	The arc is a timing constraint of type hold between data (pin) and a clock (related_pin) for sequential cells.	
mpw	The arc is a timing constraint of type mpw between data (pin) and a clock (related_pin) for sequential cells.	
non_seq_hold	The non_seq_hold type is used for specifying hold arcs between a pin and a non-clock related pin.	
non_seq_setup		
	The non_seq_setup type is used for specifying setup arcs between a pin and a non-clock related pin.	
power	The power type is used for specifying power-related arcs.	
recovery	The arc is a timing constraint of type recovery between data (pin) and a clock (related_pin) for sequential cells.	
removal	The arc is a timing constraint of type removal between data (pin) and a clock (related_pin) for sequential cells.	

	setup	The arc is a timing constraint of type setup between data (pin) and a clock (related_pin) for sequential cells.
-value < <i>value</i> >	Use this to overric entries into the da simulated values	te the simulation and force a value for all table for the specified arc. Default: use
-vector <"stimulus"	>	
	Specifies the stimu of bits (digits) whe pinlist. Each bit ca care), 1 (logic high correspond one-to <u>define cell</u> pint option. White space vector value for a and constraint rejected. If a side state of the pin as If busses are in th each bus. The bit different logical va the bus bits must	ulus to simulate this arc. It is defined as a string ere each bit corresponds to one string in the n have the values R (rising), F (falling), X (don't h), 0 (logic low). The order of the bits must on-one to the pin list order defined by the list option or the define_arc pinlist ce is permitted in the vector for readability. The pin must be logically consistent with the when a options. Else, the define_arc command is input is specified as X it is overridden by the specified in the when or constraint option. e pinlist, there should be 1 bit in the vector for value is applied to all elements in the bus. If alues are required for each bit in the pinlist.
-when <"function">	Specifies the logic enable this arc us the Liberty when a	c conditions of the other pins of the cell to ing the Liberty when syntax. It corresponds to attribute.
{cell_names}	(Required position	nal option) List of cells.

The define_arc command specifies a user defined arc to override the automatic arc determination otherwise performed by Liberate LV. An arc represents library data between a given pin and a related pin. Typically this command is only required for the simulation of complex I/O cells.

The define_arc command can be applied to a single cell or a list of cell names. The template used for each arc defaults to the template defined for the cell unless a define_index command is specified for that particular arc.

Example

```
# Define the IOCELL
define_cell \
    -pinlist {IN OEN PAD OUT} \
```

IOCELL

```
define arc \
    -vector {XXRR} \
    -related pin PAD \setminus
    -pin OUT
    IOCELL
define arc \
    -vector {XXFF} \
    -related_pin PAD \setminus
    -pin OUT
               ĺ\
    IOCELL
define arc \setminus
    -vector {RORX} \
    -related_pin IN \
    -pin PAD \
    IOCELL
define arc \
    -vector {FOFX} \
-related_pin IN \
    -pin PAD \
    IOCELL
define arc \setminus
    -pinlist { A B C[5:0] OUT } \setminus
    -vector { R 0 1 F } \
    -related pin A \
-pin OUT \
    myCell
define arc \
    -pinlist { A B C[5] C[4] C[3] C[2] C[1] C[0] OUT } \
    -vector { R 0 101110 F } \
    -related_pin A \setminus
    -pin OUT \
    myCell
```

define_cell

Specifies how a cell is to be simulated by <code>validate_library</code>. By default, Liberate LV determines how to simulate each cell from the information in the input library and the cell's transistor level netlist. The <code>define_cell</code> command combined with <code>define_arc</code> commands can be used to augment and or override the automatic vector generation process.

Options

-async {pin_names}	Specifies that the listed pins are asynchronous.
-bidi {pin_names}	Specifies that the listed pins are bi-directional.
-clock {pin_names}	Specifies that the listed pins are clocks.
-constraint < <i>name</i> >	Specifies a template, pre-defined using the define_template command, that enables validation of timing constraints (setup, hold, recovery, removal). The template defines the range of input slews to use for the data and clock signals.
-delay < <i>name</i> >	Specifies a template for delay tables, pre-defined using the define_template command, to be used for simulating each library construct. The template defines the range of input slews and output loads to use for the construct.
-input {pin_names}	Specifies that the listed pins are inputs.
-internal_supply {s	upply_names}
	Specifies a list of switched supply pin names. Use the <code>-internal_supply</code> option for cells such as power switch cells to identify output pins that are to be treated as switched power nets. The internal supply net must be a port in the <code>subckt</code> definition of the cell. When this option is used, all internal supply pins must also be identified as a supply using the <code>set_vdd</code> , <code>set_pin_vdd</code> , <code>set_gnd</code> , <code>or set_pin_gnd</code> commands.
-output {pin_names}	}
	Specifies that the listed pins are outputs.
-pinlist {pin_names	5 }
	Specifies the pin-order list. This information is used by the

Specifies the pin-order list. This information is used by the -vector option of the define_arc command when specifying a user-defined timing arc. The pin list can contain internal pins as well as input, inout, and output pins.

-power <i><name></name></i>	Name of template for power tables. define which template to use for simulating each library construct: power enables simulation of switching power and hidden power (power dissipated when the output doesn't switch). The range of input slews and output loads to use for this construct is defined by the given template name where the template is pre-defined using the define_template command.
-when <"function">	Specifies user-defined cell level logic constraints using the Liberty format when syntax, constraining the Liberate LV automatic vector generation for this cell. The define_cell -when logical condition applies only to steady state signals such as leakage states and side input states that are non-switching. Liberate LV does not automatically infer simultaneous switching inputs based on the logical condition. You can use define_arc to specify simultaneous switching inputs, or specify a truth table to be translated automatically.
{cell_names}	(Required positional option) Specifies the list of cells to be simulated.

The define_cell command defines how a cell is to be simulated by validate_library. By default, Liberate LV determines how to simulate each cell from the information in the input library and the cell's transistor level netlist. The define_cell command combined with define_arc commands can be used to augment or override the automatic vector generation process.

All pins of a cell must have a defined pin type. If a pin name or pin type does not apply to a particular cell it is ignored. For example, combinatorial cells such as NOR or NAND gates might not have clock or async pins so any definition for these pins is ignored. Likewise, if a pin name is specified but not used by a particular cell, it is ignored by that cell. The same pin name cannot appear in multiple pin types within a single define_cell command. For example, if one cell has an input Y and another has an output Y, then they must be defined uniquely with separate define_cell commands.

Liberate LV permits the re-use of Liberate style define_cell commands ignoring the options that are not required or supported by Liberate LV.

This command must be used before validate_library.

Examples

```
define_cell
-input {A1 A2} \
-output {Z} \
```

Liberate LV Library Validation Reference Manual Liberate LV Commands

```
-delay delay_3x3
-power power_3x3 \
{NAND2X4 NOR2X2}
define_cell \
-input {D} \
-output {Q QN} \
-clock {CK}\
-async {SN} \
-delay delay_5x5 \
-power power_5x5 \
-constraint constraint_3x3 \
{DFFX1}
define_cell \
-input {A1 A2 A3 A4 SLP} \
-output {Y}\
-pinlist {A1 A2 A3 A4 SLP Y} \
-delay delay_5x5 \
-power power_5x5 \
-when "!SLP" \
{MTAND2 MTAND3 MTAND4}
```

define_leafcell

Defines the level of hierarchy that resides at the bottom of a cell level netlist.

Options

-area <" <i>string</i> ">	Use this option to provide the name of the diode area parameter in the cell. Default: 'area'	
-extsim_model	Loads the model files for the leafcells, allowing for partial include and partial use of the read_spice command. If this option is used, the leafcell being defined also needs to have the extsim_deck_header parameter insert a .inc ' <path>/ modelfile.inc' to load a model (probably a Verilog model) for this cell.</path>	
	If a leafcell <i>does not have</i> the <code>-extsim_model</code> option and the <code>extsim_model_include</code> parameter is missing, the tool outputs an error requesting use of the <code>extsim_model_include</code> parameter and quits.	
	If a leafcell <i>does have</i> the -extsim_model option, you can load model files for it by using either:	
	■ The extsim_model_include parameter.	
	■ The extsim_deck_header parameter.	
	All other device models can be loaded by using the read_spice command.	
-length <"string">	Use this option to provide the name of the mos length parameter in the cell. Default: 'l'	
-multiple <"string"	>	
	Use this option to provide the name of the multiple mos parameter. Default: 'm'	

-pin_position {list_of_pin_positions}

	(Required) Use this option to map the pin positions in this device to the nodes in the model, specifying one number for each pin in the cell.	
	The first pin is designated by 0, where 0 is associated with dra 1 with gate, 2 with source, and 3 with bulk.	
	For example,	
	define_leafcell	-type nmos -pin_position {0 1 2 3} nch
-pj <" <i>string</i> ">	Use this option to the cell. Default: '	provide the name of the pj diode parameter in pj '
-scale <"value">	Use this option to provide the mos parameter scale factor in the cell. Default: 1.0 This scale factor is used only by the Liberate <i>Inside View</i> to determine device sizes, and is not applied to the device sizes in the simulation netlist.	
-type <nmos pmos<="" th="" =""><td colspan="2"> diode r c nmos_stk pmos_stk></td></nmos>	diode r c nmos_stk pmos_stk>	
	(Required) Specifies the type of the cell.	
	nmos	Specifies the cell as an NMOS semiconductor.
	pmos	Specifies the cell as a PMOS semiconductor.
	diode	Specifies the cell as a diode.
	r	Specifies the cell as a resistor.
	С	Specifies the cell as a capacitor.
	nmos_stk	Specifies the cell as an nmos stack. This type supports 5 pin stacked NMOS transistors. For 7 pin stacked MOS, the extra 2 pins are internal pins. Note that the pin position for stacked MOS is: d g1 g2 s b.
	pmos_stk	Specifies the cell as a pmos stack. This type supports 5 pin stacked PMOS transistors. For 7 pin stacked MOS, the extra 2 pins are internal pins. Note that the pin position for stacked MOS is: d g1 g2 s b.
-width <" <i>string</i> ">	Use this option to provide the name of the mos width parameter in the cell. Default: w' .	

{*cell_names*} (Required positional option) Use this option to specify the list of leaf cell names.

Using the define_leafcell command allows Liberate LV to correctly identify devices in the cell netlist even when the process model file cannot be parsed. This command can be used in combination with the extsim_model_include parameter to enable external simulation with the process models and the compiled netlist. This command supports identification of mosfets, diodes, resistors, and capacitors.

This command must be used before the read_spice command.

Examples

Example 1:

```
# Define the cell NCH_MAC as a leafcell
define_leafcell \
    -type pmos \
    -pin_position { 0 1 2 3 } \
    PCH_MAC
# Define the cell PCH_map as a leafcell.
# first node (gate) in netlist must be swapped with the
# second node (drain) to match drain,gate,source,bulk order
define_leafcell \
    -type pmos \
    -pin_position { 1 0 2 3 } \
    PCH_map
```

Example 2:

```
set_var extsim_deck_header ".hdl /support/diode.va"
define_leafcell -extsim_model -type diode\
    -pin_position {0 1} {diodeva}
set spicefiles "netlist.sp"
lappend spicefiles "/support/sp_models.inc"
# Read in spectre netlists
read spice -format spectre $spicefiles
```

Example 3:

```
# Support 3-terminal transistors (PODE) with define_leafcell -pin_position to
# map a leafcell terminal to multiple MOS ports (d/g/s/b). If the PODE (S=D)
# is a 3-terminal subckt with pins (D G B), it can be defined as:
define_leafcell -type nmos -pin_position {0 1 0 2} {npode_mac}
```

define_map

Defines a file for mapping cell names prior to writing out the library.

Options

<map_filename> (Required positional option) Defines a file that maps the names of cells between libraries.

The **define_map** command defines a file for mapping cell names prior to writing out the template, library, Verilog, VITAL, or datasheet files. It can also be used to map cell names when doing a library comparison using the **compare_library** command. It also changes the cells name(s) returned by the API functions: **ALAPI_inputs**, **ALAPI_outputs**, **ALAPI_inouts**, **ALAPI_internals**, **ALAPI_clocks**, **ALAPI_pinnames**, **ALAPI_name**, **ALAPI_cellnames**, and **ALAPI_cellgroups**.

If the specified file contains only cell name mapping, this command can be used before model generation (see write_library, write_verilog, and write_vital) and before the write_template command. However, if the specified file contains pin mapping, it must be used before the read_ldb and read_library commands.

The specified file should contain separate lines of one of the following formats:

- <original_cell_name> <new_cell_name>
- <original_cell_name:pin_name> <new_pin_name>

Example:

Define a mapping file before writing the library

read_ldb my.ldb.gz
define_map my_cell.map
write_library_my_mapped.lib

The map_filename would contain the following information:

cell_1 cell1_new cell_1:ck CLK

Liberate maps the cell named cell1 to cell1_new and the pin named ck in cell_1 to CLK.

define_validate_cell

Overrides the validate_library options for the specified list of cells.

Options

-chain_length <number></number>		
	Specifies the length of the cell chain. Default: same as the - chain_length option of validate_library.	
-cross_cap < <i>value</i> >		
	Specifies the value of the coupling capacitor (in Farads) used in the -xtalk validation. Default: use -wire_cap * 0.5. If not locally specified then follow -wire_cap option of validate_library.	
-driver_cell <string< td=""><td>g></td></string<>	g>	
	Specifies the cell to drive the current cell in the chain. Default is no driver cell.	
-driver_depth <integ< td=""><td>ger></td></integ<>	ger>	
	Specifies the number of additional driver cells to attach to the front of the chain. Default is 1 if the -driver_cell option is specified. Else, the default is 0.	
-fanout < <i>value</i> >	Specifies the number of fanout cells to be added to the output of each cell in the simulation chain. The fanout cell is specified by the <code>-fanout_cell</code> option. Default: 0 (no fanout cells will be added).	
-fanout_cell < <i>cell_name</i> >		
	Specifies the cell to be added to the output of each cell in the simulation chain. See the -fanout option for the number of fanout cells to be added. The specified fanout cell must have only one input and one output. Default: Current cell	
-receiver_cell <string></string>		
	Specifies the cell to be used as a receiver to the current cell. Default is no receiver cell.	

-receiver_depth <integer>

	Specifies the num end of the current option is specified	ber of additional receiver cells to attach to the cell. Default is 1 if the -receiver_cell I. Else, the default is 0.
-second_level_fanou	t <value></value>	
	Specifies the num attach to the output to as the second of cell equivalent loa	ber of equivalent loads of the fanout cell to at pin of each fanout cell. This is often referred order load. Default: 0 (no second level fanout ad).
-wire_cap < <i>value</i> min mid max>		ax>
	Specifies the wire simulation chain. S table for the arc u Default: follow the	capacitance applied between cells in the Set to the min, mid, or max load from the delay nder test, or to a specific value (in Farads).
	value	Specifies a load (in Farads)
	min	Sets the capacitance to the min load from the delay table.
	mid	Sets the capacitance to the mid load from the delay table.
	max	Sets the capacitance to the max load from the delay table.
-wire_res < <i>value</i> >	Specifies the wire network applied b Default: 0.01 ohm	resistance in ohms for each side of a Pi etween each cell in the simulation chain. s.
{cells}	Use this option to specify the list of cells to which this will apply. Default: There is no default since this option is required.	

Use this command to specify unique fanout requirements on a per-cell basis. For cells or options that are not specified with the define_validate_cell command, the equivalent settings used with the validate_library command are automatically applied.

Examples

Example 1

```
# Use a chain length of 3 and a fanout of 4 INVX1 cells for all INV cells
define_validate_cell
    -fanout_cell INVX1
    -fanout 4
    -chain_length 3
```

INV

Example 2

```
# Use a chain length of 2 and a fanout of 2 INVX2 cells for all BUF cells.
define_validate_cell
    -fanout_cell INVX2
    -fanout 2
    -chain_length 2
    *BUF*
```

get_var

Returns the current value of a Liberate LV parameter, whether it be the default value or a value set using the set_var command.

Options

```
<parameter_name> (Required positional option) Use this option to specify the name
of a Liberate LV variable for which you want to determine the
value.
You can generate a list of Liberate LV variables by using the
printvars command.
```

Example

Get the value of default_timing
get_var default_timing

get_var_default

Returns the default value of the specified parameter. The parameters are defined using the ${\tt set_var}$ command.

Options

```
<parameter_name> Specifies the parameter name for which the default value needs
to be returned.
```

help

Displays detailed description of the specified command or parameter in Cadence Help.

Note: This command will work only after you set the path to the Liberate installation directory. For more information, see <u>Invoking Liberate LV Help</u>.

Options

{command_name | parameter_name}

Name of the command or parameter.

```
-searchdoc <search_string>
```

Displays search results for the specified strings in Cadence Help. Multiple search strings can be provided within double quotes.

Example

help -searchdoc "static mode"

This command will display search results related to static and mode.

lv_summary_report

Reads report files and presents them in a Web browser.

Options

-cells {list} List	t of cells
-compare_arcs_rpt_file	names {file name}
со	mpare_arcs report file(s)
-compare_ccs_nldm_rpt_	filenames {file name}
со	mpare_ccs_nldm report file(s)
-compare_ccsp_nlpm_rpt	_filenames {file name}
cc	ompare_ccsp_nlpm report file(s)
-compare_function_rpt_	filenames {file name}
CO	mpare_function report file(s)
-compare_library_rpt_f	ilenames {file name}
CO	mpare_library report file(s)
-compare_spice_rpt_fil	enames {file name}
CO	mpare_spice report file(s)
-dir <directory name=""></directory>	
Dii	rectory for report files. Default: RPT
-library_file_name <li< td=""><td>b file name></td></li<>	b file name>
Lik	prary file name
-open_browser_name <br< td=""><td>owser name></td></br<>	owser name>
We	eb browser. Default: Mozilla
-report <file name=""></file>	
HT	ML file name. Default: index.html
-validate_data_range_r	pt_filenames {file name}
va	lidate_data_range report file(s)
-validate_monotonicity	_rpt_filenames {file name}
va	lidate_monotonicity report file(s)

read_ldb

Options

{<dir>/<libname>.ldb.gz}

The read_ldb command can be used to recover from network failures during the simulation phase. An ldb (library database) is created under the validation directory in the file <libname>.ldb.gz. If the simulation phase is aborted or fails, a new run that starts where the previous one stopped can be done by using this command.

read_library

Reads existing library files, in Liberty format, into memory where they can be used for validation and checking.

Options

{*library_names*} (Required positional option) List of library files to be read in.

Examples

```
# Check the monotonicity and data range of a library
read_library test.lib
validate_data_range -warn_zero 2
validate_monotonicty test.lib
```

select_arc

Specifies the arc to be used for simulation. This command is useful for isolating arc(s) from the previous characterization run during a debugging session.

Note: Only the arcs defined using define_arc can be specified with select_arc.

Options

```
-type { combinational | edge | async | enable | disable | retain |
power | hidden | setup | hold | recovery | removal | non_seq_setup
| non_seq_hold | nochange_low_low | nochange_low_high | nochan-
ge_high_low | nochange_high_high | mpw | minperiod | min_period |
min_clock_tree_path | max_clock_tree_path | ccsn_first | ccsn_last
}
                        Specifies the type of arc. Default: combinational
-when <function>
                        Specifies the logic conditions of the other pins of the cell to en-
                        able the arc using the Liberty when syntax.
                        Note: This option corresponds to the Liberty when attribute.
                        Specifies a list of destination pins for the arc.
-pin {<pin_list>}
-pin_dir <R | F>
                        Specifies transition direction of pins. This option can have one of
                        the following values:
                                         Specifies a rising transition.
                        R
                                         Specifies a falling transition.
                        F
-related_pin {<pin_list>}
                        Specifies a list of related pin names.
-related_pin_dir <R | F>
                        Specifies transition direction of the related pins. This option can
                        have one of the following values:
                                         Specifies a rising transition.
                        R
                                         Specifies a falling transition.
                        F
-probes {<node list>}
                        Specifies a list of monitor node names.
                        (Required) Specifies a list of cell names.
{cellNames}
```

select_arc supports fuzzy search. In the following example, select_arc selects all the
arcs that meets the specified conditions including, pin_dir=R/F and
related_pin_dir=R/F, which are defined with define_arc.

select arc -pin A -related pin B -type combinational CELLNAME

This command must be specified before the char_library command.

set_client

Defines a machine or a queue to be used for distributed simulations during library validation.

Options

-dir <directory_name>{%N%U%P%S}

(Required) Use this option to define a directory on the client machine to use as a temporary workspace for simulation jobs performed on that machine. Liberate LV creates the directory if it does not exist. You can incorporate the following objects into the name to create unique scratch directories for each individual validation run.

%N	Inserts the client number.
%U	Inserts the user name.
%P	Inserts the Liberate LV server process id.
%S	Inserts the server name.

-n <number_of_clients>

Use this option to specify that Liberate LV is to submit jobs to this number of clients via the specified queue name.

When you use this option, all file names within the Tcl file must be full path names and the full pathname for the Tcl file must be used when running Liberate LV.

<machine_or_queue_name>

(Required positional option) Use this option to specify the name of a client machine or a queue name.

As an alternative approach, you can instruct Liberate LV to perform distributed processing by explicitly defining the names of each of the client machines. To specify multiple machines, use multiple set_client commands. The network port number to be used can also be set using the set_network_port command. For more details on distributed parallel processing see <u>Chapter 3, "Parallel Processing."</u>

Examples

Set 20 machines for use with the LSF queue
set_client -dir /tmp/liberate_lv_%N -n 20 liberate_lv_lsf

Or explicitly set the machines to use (no queue) set_client -dir /tmp/scratch/%U_%N_%S_%P linux1 set_client -dir /tmp/scratch/%U_%N_%S_%P linux2

set_driver_cell

Defines a pre-driver to be used to determine the input waveform for validation, overriding the default behavior, which is to use a linear ramp.

Options

-char_pin < <i>pin</i> >	Specifies the primary validation pin, the one that is used to
	measure the transition. If -char_pin is specified, then
	-pin_map is required.

-input_transition <value>

This pre-driver cell is driven at it's input by a linear ramp defined by the $-input_transition$ option. Liberate LV determines the loading of the pre-driver such that the output transitions of the driver cell are equivalent to the input transitions specified in the template when measured at the measure_slew* voltage levels. Input transition time, in seconds. Default: 5e-12

-instantiate Allows the instantiation of driver cells for constant side input pins during validation. This option causes this driver cell to be used for the specified cell/pin in the SPICE deck when the specified pin is a side pin and is static. The use of this functionality can result in a significant (~20%) run time penalty.

-pin_map { <driver_pin>, <cell_pin>}

Use this option to specify the driver cell pin that drives each pin in the -pinlist. The -pin_map maps by position to the -pinlist pins with the first -pin_map pin driving the first -pinlist pin, etc. If -char_pin is specified, then -pin_map is required.

-pinlist {<cell> <pin>}

If a -pinlist is given, then the driver cell is used for only the specific cell and pin pairs in the list. The cell names can be wild-carded with a *.

<driver_cell> (Required positional option) Specifies the name of the driver cell.

You can specify as many set_driver_cell commands as you wish.

Liberate LV supports an active driver that drives multiple inputs to a cell simultaneously. This capability allows multiple inputs to include delay offsets between related signals such as CK and CKN.

In nanometer technologies, it is common to have non-linear signal transitions. Using a predriver cell ensures that the simulated delay values and output slew more realistically model the typical on-chip behavior. A good choice for a pre-driver is to use a strong buffer cell.

When characterizing CCS data, Synopsys recommends using a CCS predriver waveform. For more information about this, see the variable <u>predriver_waveform</u>.

This command must be used before the validate_library command.

Example

```
# Set the default pre-driver with a 10ps input ramp
set_driver_cell -input_transition 10e-12 bufx16
# Set the default pre-driver for all CLK pins, GATER:CLKIN
set_driver_cell -input_transition 10e-12 \
    -pinlist {* CLK GATER CLKIN } Clkbufx4
# connect driver cell output X to DFF1 inputs CK and SE, and
# connect driver cell output Y to DFF1 inputs CKN and SEN.
set_driver_cell \
    -input_transition 6e-12 \
    -char_pin X \
    -pinlist { DFF1 CKN DFF1 SEN DFF1 CK DFF1 SE } \
    -pin_map { Y Y X X } \
    active driver 2
```

set_gnd

Defines the names of ground nets. You can specify multiple ${\tt set_gnd}$ commands if necessary.

Options

-cells	Specifies a list of cells that use this supply specification.
-name_map < <i>value</i> >	Specifies the name that this supply will be called in the $output$.lib file. Name mapping is only supported when the pg_pin syntax is enabled.
	The -cells option is often used with the -name_map option to change the pg_pin name on an individual cell basis. This allows the mapping of a global supply to a local cell-specific supply possibly at a different voltage. For example:
	set_vdd vdd1
	<pre>set_vdd -cells {INV_X1} -name_map VDD_X1 VDD 0.9 set_vdd -cells {INV_X16} -name_map VDD_X16 VDD 0.8</pre>
-ignore_power	Use this option to have the tool ignore the contribution of the specified supply net. That is, the current in this supply net is not summed into any power measurement. The <code>-ignore_power</code> option is skipped if the <code>-cells</code> option is specified.
<gnd_net_name></gnd_net_name>	(Required positional option) Specifies the name of the ground supply net.
<voltage_value></voltage_value>	(Required positional option) Specifies the ground value (in volts).

Liberate LV automatically identifies 0, GND, and VSS (case insensitive) as ground supplies and sets them to zero volts. Use the set_gnd command to set them to alternative values.

Examples

Set VDD3 to 3 volts, BULK_GND to 0 volts.
set_vdd VDD3 3
set_gnd BULK_GND 0

set_operating_condition

Defines the process corner, temperature, and default voltage to be used for library creation.

Options

```
-no_model_default_supplies
                          Instructs Liberate LV to not to model the default supplies (VDD,
                          VSS, GND, and 0)
                          (Required) Defines the name of the process corner to be
-process <name>
                          simulated. The name must correspond to a .LIB name in the
                         SPICE models.
                          (Required) Specifies the temperature to use for simulation, in
-temp <value>
                          °Celsius.
                          (Required) Specifies the default positive supply voltage. This
-voltage <value>
                         voltage is assigned to any VDD pin name. The default negative
                          supply voltage is 0V. To specify additional power- or ground-
                          supply nets and their appropriate values, use the set_vdd and
                          set gnd commands. The default supply names are VDD for the
                          positive supply; VSS, GND, and 0 for the negative supply.
```

Note: If the voltage or temperature specified by the set_operating_condition command is different than that set in the *first* library in the validate_library list, then validation results reflect the impact of voltage and temperature scaling.

Example

Validate at 25°C, 1.2 Volts
set_operating_condition -temp 25 -voltage 1.2

#If the supply_info command is set to 1 along with the set_operating_condition command, messages such as shown below will be displayed: set operating condition -voltage 3.0 -temp 100 -no model default supplies

```
Vdd/gnd summary: (set_vdd): Pin 'VDD' is set to 3 V. -no_model 'True' -ignore_power
'False' -type 'primary' -attributes {} -combine_rail 'False' -include {}
Vdd/gnd summary: (set_gnd): Pin 'VSS' is set to 0 V. -no_model 'True' -ignore_power
'False' -type 'primary' -attributes {} -combine_rail 'False' -include {}
Vdd/gnd summary: (set_gnd): Pin '0' is set to 0 V. -no_model 'True' -ignore_power
'False' -type 'primary' -attributes {} -combine_rail 'False' -include {}
```

Vdd/gnd summary: (set_gnd): Pin 'GND' is set to 0 V. -no_model 'True' -ignore_power 'False' -type 'primary' -attributes {} -combine_rail 'False' -include {}

set_pin_gnd

Associates a pin of a cell with a particular ground supply voltage.

Options

-add_supply	Notifies Liberate LV to create a new supply with the name specified using the <code>-supply_name</code> option or an arbitrary internal supply name if <code>-supply_name</code> is not specified (and if the supply does not exist already.)
	Note: It is recommended to define all supplies using the <u>set_vdd</u> and <u>set_gnd</u> commands. The <code>-add_supply</code> option is available only for backward compatibility and should not be used.
-name_map < <i>value</i> >	Specifies the name that this supply will be called in the <code>output.lib</code> file. Name mapping is only supported when the <code>pg_pin</code> syntax is enabled.
	The <code>-cells</code> option is often used with the <code>-name_map</code> option to change the <code>pg_pin</code> name on an individual cell basis. This allows the mapping of a global supply to a local cell-specific supply possibly at a different voltage. For example:
	set_vdd vdd1
	<pre>set_vdd -cells {INV_X1} -name_map VDD_X1 VDD 0.9 set_vdd -cells {INV_X16} -name_map VDD_X16 VDD 0.8</pre>
-supply_name <name></name>	(Required) Specifies the name of the supply that drives this pin.
<cell_name></cell_name>	(Required positional option) Specifies the name of the cell.
<pin_name></pin_name>	(Required positional option) Specifies the name of the pin.
<gnd_value></gnd_value>	(Required positional option) Specifies the ground supply value.

This command is useful for setting ground supplies on cells that have multiple power connections, such as level shifters. Typically, set_pin_gnd is used in conjunction with set_pin_vdd.

set_pin_vdd

Associates a pin of a cell with a particular supply voltage.

Options

-add_supply	Notifies Liberate LV to create a new supply with the name specified using the <code>-supply_name</code> option or an arbitrary internal supply name if <code>-supply_name</code> is not specified (and if the supply does not exist already.)
	Note: It is recommended to define all supplies using the <u>set_vdd</u> and <u>set_gnd</u> commands. The $-add_supply$ option is available only for backward compatibility and should not be used.
-supply_name <name></name>	(Required) Specifies the name of the supply that drives this pin.
<cell_name></cell_name>	(Required positional option) Specifies the name of the cell.
<pin_name></pin_name>	(Required positional option) Specifies the name of the pin.
<vdd_value></vdd_value>	(Required positional option) Specifies the power supply value.

This command is useful for setting power supplies on cells that have multiple power connections, such as level shifters. Typically, set_pin_vdd is used in conjunction with set_pin_gnd.

Example

Set the voltage swing on the input pin of a level shifter set_pin_vdd level_shifter_3to1 A1 3.0

set_var

Sets parameters that are specific to Liberate LV.

Options

-cells	List of cells. Default: all cells
-pin {pins}	List of destination pins for the arc (typically, output pins for combinational arcs, input pins for timing constraint, or hidden power arcs). (REQUIRED)
-pin_dir <r f="" =""></r>	Transition direction of pin(s).
-pvt	List of PVT names for which the parameter is applicable. Use of wildcard characters is allowed.
-related_pin {pins}	
	List of related pin names (typically input pins for combinational arcs, clock pins for timing constraint arcs).
-related_pin_dir <r< td=""><td> F></td></r<>	F>
	Transition direction of related pin(s).
-type < constraint nochange power	delay delay and power hold leakage mpw recovery removal setup >
	Type of arc (Default: <i>all types</i>)
<name></name>	Parameter name (REQUIRED)
<value></value>	Parameter value (REQUIRED)

The options -cells, -type, -pin, -pin_dir, -related_pin, and -related_pin_dir are used to specify local cell and arc specific parameters and their corresponding values. All options are not valid for all parameters. If an option is not allowed, an error is issued and the setting is ignored. If an option is omitted, any value for that option is allowed. The options cells, -pin, and -related_pin support the usage of the wildcards * and ?. Some parameters can only be set at a global level. If you specify local cell and arc parameter that can only be applied globally, a warning is issued in the log file and set_var is ignored.

The available Liberate LV parameters are defined in Chapter 5, "Liberate LV Parameters."

Example

set var -cells DFF* write logic function false

set_vdd

Defines the names of power supplies. You can specify multiple ${\tt set_vdd}$ commands if necessary.

Options

-cells	Specifies a list of cells that use this supply specification.
-ignore_power	Use this option to have the tool ignore the contribution of the specified supply net. That is, the current in this supply net is not summed into any power measurement. The <code>-ignore_power</code> option is skipped if the <code>-cells</code> option is specified.
<vdd_net_name></vdd_net_name>	(Required positional option) Specifies the name of the power supply net.
<voltage_value></voltage_value>	(Required positional option) Specifies the voltage value (in volts).

Liberate LV automatically identifies the net name VDD (case insensitive) as a power supply and sets it to the default voltage specified by the set_operating_condition command. Use the set_vdd command to set the VDD power supply to a different value.

Examples

Set VDD3 to 3 volts
set_vdd VDD3 3
set_gnd BULK_GND 0

unset_var

Resets the specified parameter to its default value. This command is equivalent to setting set_var <parameter_name> [get_var_default <parameter_name>].

Options

```
<parameter_name> Specifies the parameter name for the default value needs to be
reset.
```

validate_ccsn_data

Checks the CCSN data items in a given library.

Options

-cells {list}	Specifies a list of cells to check. Default: all cells
-exclude	Reverses the meaning of the $-cells$ list, so that the specified list of cells are excluded from validation.
-expand_buses	Supports CCSN data validation for bundle or bus groups. It specifies that the library outputs the individual pins in the report and no buses or bundles.
-match_timing	Reports if a timing arc does not have a corresponding CCSN stage with the same 'when' condition.
-verbose	Generates a report of all CCSN arcs in the library, regardless of pass or fail.
-report "file_name"	
	Specifies the filename to be used for the information that is returned by the validate_ccsn_data command. Default: stderr

The <code>validate_ccsn_data</code> command checks the following CCSN data conditions in a given library.

Arc checks

Each CCSN group under the timing group must contain a ccsn_first_stage.

- □ If an arc contains a ccsn_last_stage it must also contain a ccsn_first_stage.
- □ A timing arc must have a corresponding CCSN stage with the same 'when' condition.
- CCSN arc data should not be duplicated.

Pin checks

- □ An input pin requires a ccsn_first_stage.
- □ An output pin requires a ccsn_last_stage.
- □ An inout pin requires both a ccsn_first_stage and a ccsn_last_stage.

Group attributes

- The attribute "is_inverting" must be present and be either true or false.
- □ The "is_inverting" attribute when it appears in an arc based CCSN construct must be consistent with the unateness of the timing arc it is under. For example, if a timing arc is negative_unate and there is only a single ccsn_first_stage then the "is_inverting" attribute must be true. For a two stage arc that is positive_unate then the "is_inverting" attribute must be either true for both the ccsn_first_stage and the corresponding ccsn_last_stage or must be false for both.
- □ The attribute "stage_type" must be present and be one of "pull_up", "pull_down" or "both".
- Miller caps
 - □ If stage_type is "pull_up", miller_cap_rise is required.
 - □ If stage_type is "pull_down", miller_cap_fall is required.
 - □ If stage_type is "both", miller_cap_rise and miller_cap_fall are required.
 - The miller_cap_rise and miller_cap_fall fields must be non-negative.

dc_current

- □ The field ccsn_dc_current is required.
- The dimensions of the DC table must be at least 10x10.
- □ The values in index 1 of the table (input voltage) and in index 2 of the table (output voltage) must be in increasing order.

- □ The first entry in the table index for both the input voltage and output voltage must be less than VSS.
- □ The last entry in the table index for both the input voltage and output voltage must be greater than VDD.
- □ Max dc_current must be greater than 1uA.

Output voltage

- □ If stage_type is "pull_up", output_voltage_rise must be present.
- □ If stage_type is "pull_down", output_voltage_fall must be present.
- □ If stage_type is "both", output_voltage_high and output_voltage_low must be present.
- □ The output_voltage_low and output_voltage_high fields must have at least one vector.
- $\Box \quad \text{The index 1 (time values) must be monotonically increasing and >= 0.}$
- □ There should be at least 5 time entries.
- Propagated noise
 - □ The input noise height must be greater than 0.0 and less than or equal to VDD.
 - □ The input noise width must be greater than 0.0.
 - □ The net capacitance must be non-negative.
 - \Box The index 1 (time values) must be monotonically increasing and >= 0.
 - □ There should be at least 5 time entries.
 - The values in the table (voltage) must be greater than 0.0 and less than or equal to VDD.
 - □ If stage_type is "pull_up", noise_propagation_low must be present.
 - □ If stage_type is "pull_down", noise_propagation_high must be present.
 - □ If stage_type is "both", noise_propagation_low and noise_propagation_high must be present.
 - □ The noise_propagation_low and noise_propagation_high fields must have at least one vector.

The validate_ccsn_data command must be used after read_library.

Example

read_library my_ccsn.lib
validate_ccsn_data -verbose -report my_ccsn_report.txt
validate_data_range

Checks the range and quality of data in the data tables of cells.

Options

-at_least_one	Check that at least one value in each table is greater than the minimum or is less than the maximum.	
-cells {cell_names]	}	
	Specifies a list of cells to compare. Default: all cells	
	This option supports the use of a wildcard. If the -exclude option is used, then the cells in the list are excluded from checking.	
-direction	Allows for different range checking for rise/fall/high/low data. Default: "" (all directions)	
-exclude	Reverses the meaning of the -cells list, so that the specified list of cells are excluded from validation.	
-index <integer></integer>	Use this option to specify that table indexes, rather than table values, should be checked. Default: check values, except for ccsn_vout, where time, index_3, is checked. For example,	
	validate_data_range -index 1	
-intra_table < <i>value</i>	>	
	Use this option to compare the rise_power and fall_power data, and report discrepancies beyond a specified threshold. Default: 0.0 (Do not compare the data.)	
	This option and -intra_table_min are used to compare the rise_power and fall_power data, and report discrepancies for differences that satisfy this equation:	
	$\frac{\text{abs(rise-fall)}}{\text{min}\langle \text{rise} \text{fall}\rangle} \times 100 > \text{value}$	
-intra_table_min <v< td=""><td>alue></td></v<>	alue>	

	Use this option to specify the minumum value of a table entry to be considered for intra_table comparison; if the value is below that threshold, it is ignored. Default: $1.0e-5$.	
	This option and -intra_table are used to compare the rise_power and fall_power data, and report discrepancies beyond a specified threshold.	
<pre>-max_range {values}</pre>		
	Specifies either a single maximum value, or a list of maximum values corresponding to the load index in any two-dimensional data-table. Default: no maximum	
	If the data being checked is not a two-dimensional table with an index based on capacitive load, then the first value in the $-min_range$ list is used as the minimum and the last value in the $-max_range$ list is used as the maximum. The $values$ should be given in library units. For example, if the library timing unit is ns then to set the maximum value to 1ns set $-max_range$ to 1.	
-min_range {values}		
	Specifies either a single minimum value, or a list of minimum values corresponding to the load-index in any two-dimensional data-table. Default: no minimum	
	If the data being checked is not a two-dimensional table with an index based on capacitive load, then the first value in the <code>-min_range</code> list is used as the minimum and the last value in the <code>-max_range</code> list is used as the maximum. The <code>values</code> should be given in library units.	
	For example,	
	validate_data_range -type cap -min_range 0.0001 \ -max_range 10	
-report <filename></filename>	Specifies the filename to be used for the information that is returned by the validate_data_range command. Default: stderr	

-type < <i>type</i> >	Specifies the type of data to check, because different types of range-checking can be applied to different data types. Default: all		
	Valid types include:		
	all area cap ccs ccs_cap ccsn_dc ccsn_prop ccsn_vout ccsp_cap ccsp_dc ccsp_lc ccsp_res constraint delay ecsm ecsm_cap hidden hold leakage max_cap max_trans miller_cap min_period mpw noise nonseq_hold nonseq_setup ocv_const ocv_delay ocv_trans power recovery removal setup switching_power trans		
	where,		
	<pre>ccsp_cap = intrinsic capacitance ccsp_dc = dynamic current ccsp_lc = leakage current ccsp_res = intrinsic resistance hidden = enables range checking for hidden power, i.e., power consumed when the outputs of a cell are not switching. power = applies range checks to all internal power data, i.e., both hidden and switching power. switching_power = enables range checking for switching power, that is, power consumed when the outputs of a cell are switching.</pre>		
-verbose	Generates a report of the min and max value for every check (one per arc), regardless of pass or fail.		
-warn_zero <integer></integer>			
	Generates a warning if the number of consecutive zeros equals the warn_zero option. Default: -1 (No warning is issued).		
	If $integer$ is set to 1, all zeros are flagged as warnings. If $integer$ is set to 2, than any table sequence of "0, 0" generates a warning, and so on.		

Multiple validate_data_range commands can be issued in the same Liberate LV session to specify different checks for different data-types. A read_library command is required before validate_data_range to read the library to be checked.

Example

```
read_library test.lib
validate_data_range -type cap -min_range 0.0001 \
    -max_range 10
```

validate_data_range -type delay -min_range 0
validate_data_range -type trans -report slew.range.txt \
 -max_range {0.4 0.5 0.6 0.7 0.8 0.9 1 2}

validate_library

Performs library timing and power validation.

Options

-absolute_average	Reports averages using absolute values.	
	For example, assuming that one difference is -3ps and another is 5ps, the calculation is this when -absolute_average:	
	<i>is not</i> used.	<i>is</i> used.
	$\frac{-3+5}{2} = \frac{2}{2} = 1$	$\frac{-3 +5}{2} = \frac{8}{2} = 4$
-abstol < <i>value</i> >	Sets the absolute t <u>compare_librar</u> {delay 2e-12, pow constraint 1e-11, ccsp_dc_area 1e- 1mC).	olerance for comparison. See the <u>y -abstol</u> option for more details. Default: ver 2e-15, trans 1e-11, ccsn_prop 3e-2, leakage 2e-12, ccsp_dc_peak 1e-3, 3} (2pS, 2fJ, 10pS, 30mV, 10pS, 2pW 1mV
-auto_arc	Derives all arcs from the SPICE sub-circuit, ignoring the arcs defined in the input library. This may highlight potential inaccuracies due to incomplete state coverage in the input library. If user-specified define_arc commands are also given, -auto_arc applies only to arcs that do not have define_arc commands. To limit the validation to only user-defined arcs set the user_arcs_only parameter.	
-cdb {filename}		
	Specifies a cdb file requires -xtalk a	to be used in ETS crosstalk analysis. It and -timer "ets" options to be set.
-cells {cell_names}		
	Specifies a list of c	ells to validate. Default: all cells.
-chain_length <number></number>		
	Specifies the lengt	h of the cell chain. Default: 1

-constraint	Enables validation of timing constraints.	
	To validate a constraint, a linear search is performed around the original library constraint value. This search starts at original_lib_value + (constraint_steps/2 * constraint_step_size) and stops at original_lib_value - (constraint_steps/2 * constraint_step_size) (default ±20ps around the original value). If the constraint criteria (set using the set_constraint_criteria command) is violated at the start of the range, the constraint value is too optimistic. If the constraint criteria is never violated, the constraint value is too pessimistic. In the constraint validation output report, < <i>dir>/</i> < <i>libname>.const.<extsim>.cmp.txt</extsim></i> , constraints that are too pessimistic are marked with ">>" and constraints that are too pessimistic are marked with "<>" and constraints that are too acoust or pessimistic, increase the -constraint_steps Or -constraint_step_size parameters and re-run those cells that have these failures.	
-constraint_report_style <"all" "separate">		
	Controls the constraint reporting style. Default: "all"	
	all	Combines all data into one report.
	separate	Produces separate reports for setup, hold, recovery, removal, nonseq_setup, and nonseq_hold.
-constraint_step_siz	ze	
	Specifies the space	ing of constraint sweep steps. Default: 4e-12
-constraint_steps	Specifies the number of constraint sweep steps. Default: 10	
-cross_cap <value></value>		
	Specifies the value the -xtalk validation value the stalk validation of the st	e of the coupling capacitor (in Farads) used in ation. Default: use -wire_cap * 0.5.
-db {library_name.	db(s)	

	Specifies one or more Synopsys compiled library database files to use for SDF validation. Default is to recompile the input libraries.		
	This avoids having validate_libr	g to recompile the library for each run of ary when the timer is PrimeTime.	
	When validating d LDB is supported time in Voltus. Use written by Voltus. the following com	ynamic power (see <u>-power_dyn</u>), a Voltus for improved runtime by reducing library read e the $-db$ option to specify the LDB file name This LDB file can be generated by Voltus using mand:	
	write_ldb -libra	ry <lib_name> -outfile <ldb_name></ldb_name></lib_name>	
-dir < <i>directory</i> >	Specifies the nam used for the valida The directory mus command is also	e of a directory to store the results and data ation run. Default: "VAL". t be specified as a full path if the set_client used.	
-exact_match			
	Enables the comp ("when" condition) conditional one.	parison of arcs that have identical states . An unconditional arc is never compared to a	
-exclude			
	Reverses the meanist of cells are exercise	aning of the $-cells$ list, so that the specified cluded from validation.	
-extrapolate	Specifies that loads and slews that are outside the range given in the table are to be extrapolated from the delay template. It uses the first slew/load minus half the difference between the second and first slew/load and the last slew/load plus half the difference between the last and next-to-last slew/load.		
-extsim <ski spectre="" =""></ski>			
	Specifies the name of an external simulator to use. Default: ski		
	ski	Uses the Spectre simulator with SKI flow.	
	spectre	Uses the Spectre simulator.	
-extsim_format <spic< td=""><td>ce spectre></td><td></td></spic<>	ce spectre>		
	Specifies the format of the netlist. Default: spectre		
	spice	Uses the SPICE format.	

	spectre	Uses the Spectre format.	
-fanout <value></value>	Specifies the num each cell in the si	ber of fanout cells to be added to the output of mulation chain. Default: 0	
	The cell used for the cell defined by	fanout is either the current cell in the chain or y the -fanout_cell option.	
-fanout_cell < <i>cell_</i>	name>		
	Specifies a cell to simulation chain.	be added to the output of each cell in the Default: Current cell	
	The specified cell	must have only one input and one output.	
-format <htm td="" txt<="" =""><td> xls></td><td></td></htm>	xls>		
	Specifies the format for the output report. Default: \mathtt{txt}		
	htm	Requests a report formatted as HTML.	
	txt	Requests a report formatted as standard text.	
	xls	Requests a report in an output format that is suitable for import into Microsoft Excel.	
-glitch	Performs glitch or to specify the con	nly comparison. Use the following parameters nparison method and reporting:	
	■ validate ccsr	n report include all spice cond	
	■ validate_ccsr	n_report_spice_values_only	
	■ validate_ccsr	n_report_tempus_values_only	
	■ validate libra	ry glitch report debug	
-glitch_last	Performs output glitch comparison.		
-glitch_noise <{list}>	List of triplets of p	eak, width, and load in the following format:	
	{{peak width	Load}}.	
-gui	Generates the .g	ui output file during data comparison. This file plot utility.	

-interpolate	Enables validation with slews and loads created by interpolating the indices specified in the library. The first interpolated index is the first index minus the difference between the first and second indices. For a 7×7 delay table, this means that 6 slews and 6 loads are used. For example, if the library has characterized the slews 100, 300 and 500, when the -interpolate option is specified, slews of 200 and 400 would be validated.
-io	Enables IO cell validation.
-leakage	This option enables validation and reporting of leakage only. It can be used instead of -power, which will validate switching, hidden power and leakage power. The leakage validation report will be created under the <dir>/REPORTS directory and will be named <libname>.lkg.<timer_type>_<spice>.cmp.<format>. Example: ./VAL/REPORTS/mylib.lkg.pt_spectre.cmp.txt</format></spice></timer_type></libname></dir>
	Note: If this option is set, the value of chain_length will be overridden to 1 because power validation is supported only when chain_length is set to 1.
-lef <file_name></file_name>	Specifies a LEF file to be used for ECSMP model validation. If the file is not specified, an error is generated.
-lvf	Compares Monte Carlo to Tempus using LVF data on a chain of gates. The library must have ocv_sigma_* data. Currently, this option supports only tempus timing analyzer.
-load_range < <i>value</i> >	Specifies a range of loads to use for timing validation. Default: Use all loads.
	For example: -load_range "2-5" uses the 2nd, 3rd, 4th and 5th loads (if they exist), ignoring other existing loads such as 1st, 6th, 7th, etc.
-loads { <values>}</values>	Specifies a list of load values to use. Default: Use the loads defined in the library.
-max_percent_diff	Reports the maximum percentage difference between all the compared values. (In other words, the tool calculates all the differences, then reports the largest percentage difference.) Default: Off
	Without this option, the tool reports the percentage of the maximum difference. (It determines the largest absolute difference, then reports what percentage that difference represents.)

Liberate LV Commands

-model <filename></filename>	Specifies a SPICE model filename to be included in the SPICE netlist as ".inc <model>". Default: "" (none)</model>	
-monte_carlo_trials	<value></value>	
	Specifies the number of Monte validation. Both the nominal a Default: 1000	e Carlo trials to perform for SSTA nd sigma results are compared.
-noise	Includes comparison of Propagated Noise (CCSN only).	
-noise_immunity	Includes comparison of noise	immunity.
-nworst	Reports the specified number of worst outliers for each data type during data comparison. Default: 5	
-power	Enables power data validation. PrimeTime-PX, EPS, and Voltus are supported. A chain length of one is used for power validation. Also, a license is required for the power analysis tool. The -timer option specifies which power tool will be used.	
	The support data formats for power validation are: -timer setting data formats	
	primetime ets tempus	nlpm, ccsp nlpm, ecsmp nlpm, ecsmp, ccsp
	Note: If this option is set, the value of chain_length will be overridden to 1 because power validation is supported only when chain_length is set to 1.	
-power_combined_rise	e_fall	
	Compares the sum of rise and fall power in the SPICE simulation with static power analysis results. This is useful for validating libraries that have only power groups rather than distinct rise/	

-power_dont_add_load

fall_power groups.

Does not add output load. Default: Add load.

For nlpm switching power comparisons, the power reported by the power analyzer is modified before it is compared with the total switching power measured during the SPICE simulation. The power due to all the switching outputs, caused by switching the input pin, and the power due to each output load (0.5*C*V*V) are added. The -power_dont_add_load option prevents the power due to the output load (0.5*C*V*V)from being added. It should be used if the nlpm library power data includes the load component.

-power_dyn	Requests validation of dynamic power. When enabled, only dynamic power validation is run. This validation requires a library that contains the CCSP data. The -timer option must be set to tempus to select "voltus". Currently, only Voltus is supported for dynamic power validation. The Voltus version shipped with SSV 17.2 or later is required. After the validation is run, the following reports will be generated:
	 Spectre versus library peak current
	 Spectre versus library area under the current curve
	 Spectre versus Voltus peak current
	As with all validation, you might need to set certain parameters that are needed for best dynamic power correlation. Generally, the settings should be consistent with those used during characterization. The following are some examples:
	<pre>set_var ccsp_related_pin_mode 2</pre>
	<pre>set_var ccsp_table_reduction 0</pre>
	<pre>set_var power_minimize_switching 1</pre>
	<pre>set_var conditional_hidden_power 1</pre>
	set_var ccsp_min_pts 15
	<pre>set_var ccsp_rel_tol 0.01</pre>
	set_var ccsp_tail_tol 0.02
	The validate_library command supports new types, ccsp_dc_peak and ccsp_dc_area, for -abstol and - reltol tolerances. This feature applies for validate_library -power_dyn flow only.
	To specify the validate_library -abstol and -reltol data comparison limits in the dynamic power validation flow, use the ccsp_dc_peak and ccsp_dc_area keywords. The values specified for these keywords will be applied in the data comparison stage corresponding to peak or area.
	Example:
	<pre>validate_library \ -power_dyn \ -abstol { ccsp_dc_peak 1e-3 ccsp_dc_area 1e-3} \ -reltol { ccsp_dc_peak 0.01 ccsp_dc_area 0.01 } \ </pre>

Note: If this option is set, the value of chain_length will be overridden to 1 because power validation is supported only when chain length is set to 1. -power models {<nlpm | ccsp | ecsmp>} Specifies which power models should be validated. The comparison includes leakage power, hidden power and switching power. Default: For PrimeTime px, {ccsp nlpm}; for ETS/EPS, {nlpm}. Validates the NLPM power model. nlpm For nlpm switching power comparisons, the power reported by the power analyzer is modified before it is compared with the total switching power measured during the SPICE simulation. The power due to all the switching outputs, caused by switching the input pin, and the power due to each output load (0.5*C*V*V) are added. The -power dont add load option prevents the power due to the output load (0.5*C*V*V) from being added. It should be used if the nlpm library power data includes the load component. Validates the CCSP power model. ccsp Validates the ECSMP power model. ecsmp -reltol <value> Sets a relative tolerance limit for each comparison. Any comparison that exceeds both the -abstol and -reltol tolerances is considered an outlier and is reported. Default: {delay 0.02, power 0.02, delay_variation 0.1, trans 0.1, ccsn_prop 0.1, constraint 0.1, leakage 0.02, ccsp_dc_peak 0.01, ccsp_dc_area 0.01} (2%, 2%, 10%, 10%, 10%, 10%, 2% 1% 1%). -report_dir <dir_name> Creates a directory to store all the report files. Default: "dir/ REPORTS" -resize_table <1x1 | 2x2 | 3x3> Reduces the data table size. Default is "" (do not apply any

reduction). The setting overrides the parameter debug_flow.

-second_level_fanout		
	Specifies the number of equivalent loads of the fanout cell to attach to the output pin of each fanout cell. This is often referred to as the second order load. Default: 0 (no second level fanout cell equivalent load).	
-sigma_factor <val< td=""><td>1e></td></val<>	1e>	
	Specifies a sigma scale factor to apply to the ocv_sigma_* data before it is summed to the corresponding nominal data of the specified by $-type$. Default: 1.0.	
-skip_spice	Skips simulation and runs the Tempus flow only.	
	Notes:	
	■ The -skip_spice flow does not require -model or - subckt as part of the command as this flow will not run any SPICE simulation.	
	 Currently, this flow is supported for input glitch validation only. 	
-slew_range < <i>value</i> >	 Specifies the slew range to use for the related pin during constraint validation. If this option is specified, it will override the -slew_range. Default: Use the same slew range as specified by -slew_range. 	
	For example: -slew_range "2-5" uses the 2nd, 3rd, 4th and 5th slews (if they exist), ignoring other existing slews such as 1st, 6th, 7th, etc.	
-slew_range_rpin		
	Specifies a range of slews to be used for the related pin during constraint validation. The default is to use the same slew range as the <code>-slew_range</code> option. For example, validate_library <code>-slew_range_rpin 2-5</code> .	
-slews { <values>}</values>	List of slew values to use. Default: use the slews defined in the library	
-ssta	Enables validation of statistical timing analysis (SSTA) against Monte Carlo circuit simulation.	
-start_from <spice< td=""><td>timer compare></td></spice<>	timer compare>	

	Used to repeat or re-start the validation from a specific phase: spice, timer or compare. Default: Performs all the validation steps.	
	For example, if the can be used to run needing to re-run	e timer license was not available, this option n starting from the timing analysis without all the simulations.
	spice	Begins at the SPICE simulation phase, skipping the netlist generation phase.
	timer	Begins at the timer phase, skipping the netlist generation and SPICE simulation phases.
	compare	Begins at the compare phase, skipping the netlist generation, SPICE simulation, and timer phases.
subckts { <filename< td=""><td>s>}</td><td></td></filename<>	s>}	
	Specifies the list of files containing the SPICE subckts for each cell in the library. Default: "" (none)	
thread <number></number>	Number of different CPU threads to use. Default: use all available threads	
timer <primetime td="" <=""><td colspan="2" rowspan="3"> ets tempus> Specifies the static timing analyzer (STA) and power analyzer to be used for validation. Default: primetime When power analysis is requested (see <u>-power</u>), the STA time is mapped to its associated power tool. </td></primetime>	 ets tempus> Specifies the static timing analyzer (STA) and power analyzer to be used for validation. Default: primetime When power analysis is requested (see <u>-power</u>), the STA time is mapped to its associated power tool. 	
	primetime	Use PrimeTime Static Timer and PrimeTime-PX Power Simulator from Synopsys. (Default)
	ets	Use Encounter Timing System (ETS) and Encounter Power System (EPS) from Cadence.
	tempus	Use Tempus Timing Signoff Solution and Voltus (Power Simulator) from Cadence.

-timer_cmd_option <string>

Specifies the command-line options to include in the call to the specified timer.

_

-timer_runs < <i>value</i> >	Specifies the number of distinct timer jobs to perform for each model type, and splits the timer run accordingly. By default, only a single timer run is used. Default: 1		
	Note: The timer jo You can use the \underline{t} to a specific queue	bbs are submitted in parallel in the background. imer_command parameter to submit the jobs e.	
-timer_thread <numb< td=""><td>er></td><td></td></numb<>	er>		
	Specifies the num	ber of timer threads to use. Default: 1	
	Note: This option Solution from Cac simulators and tim	is supported only for Tempus Timing Signoff lence. It is currently disabled for other power ners.	
-timing_mode <gba td="" <=""><td>pba pba_wav</td><td>e></td></gba>	pba pba_wav	e>	
	Allows the timing timing analysis (de analysis with wave	validation to be done using graph-based efault), path based analysis or path based eform propagation.	
	Path based analys but may increase waveform propaga advanced nodes (interconnects or n	sis (pba) is less pessimisitc than graph-based timer runtimes. Path based analysis with ation (pba_wave) effects are important for (28nm or below) when there are long tets with many fanout stages.	
	When -timing_r use CCSN data fr hence will use a F driver_wavefo for this mode. For chain_length s 100ohms and win fanout should at	mode pba_wave is set for PrimeTime it will om the library to augment CCS timing and PrimeTime SI license. We recommend rm information be present in the input library pba_wave to have some impact the should be at least 3, the wire_res at least re_cap at least 10ff or alternatively the t least 3.	
	The pba and pba Tempus and ETS	_wave timing modes are also supported by using version 13.1 or later.	
	gba	Graph-based analysis (Default)	
	pba	Path-based analysis	
	pba_wave	Path-based analysis with waveform propagation.	
-timing_models { <ccs< td=""><td>s nldm ecs</td><td>m none>}</td></ccs<>	s nldm ecs	m none>}	

	Specifies a list of timing models to check. Default: {ccs nldm for PrimeTime and ecsm for ETS.			
	For example, to perform only constraint validation use -constraint -timing_models {none}.			
	CCS	Checks CCS models.		
	nldm	Checks NLDM models.		
	ecsm	Checks ECSM models.		
	none	Turns off timing validation.		
-transition	Reports a timing on Default tolerance	comparison for both delay and transition. for transition is 1e-11 (10ps) and 0.1 (10%).		
	Report a timing co transition	omparison that includes both delay and		
-user_arcs_only	Specifies to validation	ate only the user-specified arcs.		
-user_env	Specifies a file containing environment variables. This file is sourced to set up the required environment. The value must include the complete path to the file.			
-user_tcl_file <filename></filename>	Specifies a Tcl file to source in the <i>-timer</i> or <i>-power</i> tool run script. The Tcl file will be sourced from validate_library at the beginning of the processing.			
	Example file:			
	set_message -id	{TA-1014} -severity warn		
	Note: The conter are compatible wi	ts of the Tcl file must contain commands that the timer or power tool.		
-verbose	Generates a repo including those th	rt showing every comparison of all data, at do not exceed a tolerance.		
-wire_cap < <i>value</i>	min mid ma	ax index_< <i>num</i> > index_n-< <i>num</i> >>		
	Sets the wire capacitance between cells to the min, mid, or max load from the delay table for the arc under test, or to a specific value (in Farads). Default: min			
	value	Sets the capacitance to the specified value.		
	min	Sets the capacitance to the min load from the delay table.		

	mid	Sets the capacitance to the mid load from the delay table.	
	max	Sets the capacitance to the max load from the delay table.	
	index_< <i>num</i> >	Sets the capacitance to a positional value, where $< num >$ is a positive integer not less than 1 and maps to a valid load index position.	
	index_n- <num></num>	Sets the capacitance to a positional value, where n is the length of the load index and <num> is a positive integer not less than 1 and maps to a valid load index position.</num>	
-wire_res <value></value>	Specifies the wire resistance in ohms for each side of a T network between cells. Default: 0.01 ohms		
-xtalk < min max>			
	Enables validation crosstalk delay an advanced noise m Alternatively, a cd provided if using B	n of the noise model in the input library for alysis. The input library should contain nodel data in either CCSN or ECSMN format. b file (-cdb) for crosstalk analysis can be ETS (-timer ets).	
	min	Validate the impact of crosstalk decreasing path delay.	
	max	Validate the impact of crosstalk increasing path delay.	
<pre>{library_name(s)}</pre>	(Required position	nal option) Library files to validate.	

The validate_library command performs library timing and power validation. This either validates all cells in the library, or the cells designated by the -cells and -exclude options. Validation involves comparing a SPICE simulation using the -extsim simulator against reports generated by a static timer using the given set of libraries.

Validation is performed as a four phase process:

1. Netlist generation phase: During this phase, the tool generates all the required netlists and input files to run the SPICE simulations and the static timing analyses. The circuit used for validation can be a single cell instance or a series of cell instances of the length specified by -chain_length. Between each cell instance is a T network consisting of two resistors (with the resistance specified by -wire_res) with an intermediate capacitance (specified by -wire_cap).

Every input-to-output arc for each cell is instantiated as a unique chain or "supercell." For example, a three input, two output cell results in up to six unique supercells. For combinational cells, the output pin is chained to the same input on the next cell in the series. Sequential cells and cells with mixed clock to data or data to clock paths are restricted to a single cell instance in the chain (chain_length=1). The exception is, clock gaters where a fully clocked path or a fully data path can have a chain length greater than 1. Supercells are named as follows:

<cellname>__X<chain_length>__<input_pin>__<output_pin>

The netlists are stored in the directory dir/netlists. The input files for timing analysis are stored in dir/timer.

2. SPICE simulation phase: During this phase, the tool generates vectors and performs distributed simulation of each cell-chain, extracting the delay and power from the input to the output of each chain. The distribution of the simulations is controlled across multiple CPUs on a single machine by using the -thread option, and across a computer network by specifying the client machines to use via set_client commands or the packet_clients parameter. Every slew and load combination that is defined for every arc of each cell is simulated. Alternatively, a specific set of slews and loads can be specified to be used for all cells.

The **read_ldb** command can be used to recover from network failures during the simulation phase. An ldb (library database) is created under the validation directory in the file <libname>.ldb.gz. If the simulation phase fails, a new run that starts where the previous one stopped can be done by using read_lib <dir>/<libname>.ldb.gz before validate_library.

3. *Timer phase*: During this phase, the machine performs static timing or power analysis using the analyzer specified by the -timer option.

All the data files created to perform the timing analysis are stored in directory dir/ timer. All the path reports generated from the timing analysis are stored in dir/ timer/REPORTS. Files with nldm in their name refer to NLDM analysis while ccs and ecsm refer to CCS and ECSM analysis. The static timing results are summarized into a Liberty-like format in the file dir/timer/

<libname>.<delay_model>.<timer_type>.lib where delay_model is one
of nldm, ccs, ecsm, or ssta and timer_type is one of pt, ets, tc, or gt.

4. *Compare phase*: During this phase, the results from the simulations are compared against the path reports from running the timer phase. The comparison is performed by comparing the Liberty-like libraries created by the SPICE simulation and timer phases.

The detailed comparison results are stored in the file:

dir/<libname>.<delay_model>.<timer_type>_<spice>.cmp.<format>

(where format = xls or txt).

A file for graphical display of the results using the supplied lcplot utility is written to:

dir/<libname>.<delay_model>.<timer_type>_<spice>.gui

If the format is htm then the comparison results are also stored in:

dir/<libname>.<delay_model>.<timer_type>_<spice>_html

Open file index.htm in this directory to view the results in a web browser.

When validating cells with tri-state arcs the pin capacitance for the tri-state output is subtracted from the load index for those arcs. To disable this subtraction, set the adjust_tristate_load parameter to 0, so validation is performed using the load index as-is. For more information, see <u>"adjust tristate load"</u> on page 142.

If a simulation fails and the <code>-extsim</code> option is enabled, the output deck is written to a tarred and gzipped file named <code><supercell>.tgz</code> in the <code>dir/extsim</code> directory. SPICE decks for passing simulations are saved only when the <code>extsim_save_passed</code> parameter is set. The results from all the simulations are converted into a Liberty-like format in the directory <code>dir</code> in the file <code><libname>.<extsim>.lib</code>.

The report that compares the results from SPICE simulation and the power analyzer are stored in the files dir/<libname>.<power_model>.<timer_type>_<spice>.cmp.<format>

The power analysis reports are stored in the directory dir/timer/REPORTS. The leakage results have a .1kg postfix, the hidden power results have a .hdn postfix and the switching power results have a .pwr postfix.

The timing, power and/or constraint validation is performed for every arc for every cell for each logic state defined in the <code>library</code>. Use the <code>set_operating_conditions</code> command to specify the voltage and temperature to use for the SPICE simulations and the timing analysis runs. If either the voltage and/or temperature specified is different than the voltage or temperature given *in the first library*, then the validation results reflect the impact of voltage and temperature scaling.

If voltage or temperature scaling is performed, warning messages are issued. For example:

Warning (validate_library) : Voltage scaling will be used as the input library supply is 1.0 and the operating voltage is 0.9 *Warning* (validate_library) : Temperature scaling will be used as the input library temperature is 125 and the operating temperature is 55

For crosstalk analysis, a circuit composed of two identical parallel paths with the internal node on each path connected via a coupling capacitor (-cross_cap) is created. Each path

consists of a driver and receiver both using the cell being validated. For example, for the cell nor2 the following circuit is created.



When -xtalk is set to max, the active inputs to each path will switch in the opposite direction causing each path to slow down as shown in the above figure. However, when -xtalk is set to min, the active inputs to each path will switch in the same direction to speed up both paths. Crosstalk analysis is supported only for combinational cells using PrimeTime, Tempus, or ETS. The delay from Spice is compared against the delay from the timer for the created circuit. The results are stored in the dir/REPORTS directory in the file named:

<libname>.<ccs|ecsm>_xtalk_<max|min>.<timer_type>_<spice>.cmp.txt.

Performance Considerations

If a pin is defined as a duplicate of another pin using the define_duplicate_pins command it is skipped because validating the original pin should be sufficient. By skipping "duplicate" pins the validation runtime can be greatly improved. For example, if you use define_duplicate_pins cell q0 {q1 q2 q3 q4 q5 q6 q7}, only arcs ending at q0 are validated. Arcs ending at q1 thru q7 are skipped because they are assumed to be the same as arcs ending at q0. This improves runtime for this cell by 8X.

Only one validate_library command is allowed in a Liberate LV run.

Example

Initial env setup

```
set WORKDIR [pwd]
set ROOTDIR ${WORKDIR}/..
set OUTDIR ${WORKDIR}/out
set DATADIR ${ROOTDIR}/data
set MODDIR ${DATADIR}/model ss
set NETDIR ${DATADIR}/netlists
set PROCESS ss
# set the Spectre options
set var extsim cmd option "+spice +aps -mt"
# The following can be used to let the external simulator parse the models
set var extsim model include ${DATADIR}/model ${PROCESS}
# Specify the leaf cells where the netlist stops and the models begin
define leafcell -type nmos -pin position { 0 1 2 3 } { g45n1svt }
define leafcell -type pmos -pin position { 0 1 2 3 } { g45p1svt }
set cells { AND2X1 BUFX16 }
set netlists {}
foreach cell $cells {
  lappend netlists ${NETDIR}/$cell.spx
}
set operating condition -voltage 1.08 -temp 125
validate library
                                   \backslash
   -verbose
                                   \backslash
   -chain length 4
   -extsim spectre
   -extsim format spectre
   -timer tempus
                                   \
   -timing mode pba
   -model
               ${MODDIR}
                                   \backslash
   -subckts
                ${netlists}
                                   \backslash
   -dir
                  ${WORKDIR}/VAL
                                   \backslash
   ${OUTDIR}/ccst.lib
_____
```

validate_lvf_data

Performs static checks on the LVF data in a library.

Options

-cells {cell_names}	
	Specifies a list of cells to validate. Default: all cells
-exclude	
	Excludes the cells specified with the -cells option.
-expand_buses	Expand bus groups and bundles into separate pins.
-range {list}	Check whether the LVF values are within the data range given in library units. For example, 0.0 1.0. Default: {} (no range).
-reltol <{list}>	
	Specifies the list of relative tolerance values when OCV data is compared with nominal data. The list should contain pairs of <i>type reltol</i> .
	Default : lvf_min 0.001 lvf_max 1.0 mean_shift 0.05 std_dev 0.01 skewness 0.02.
-report <filename></filename>	Specifies the filename to be used for the LVF data report. Default: stderr
-type {delay constra	aint}
	List of data types to check: delay, constraint, setup, hold, removal, recovery, nonseq_setup and nonseq_hold. Default: {delay constraint}.
-verbose	Reports all LVF data entries regardless of pass or fail.
-warn_zero	Generates warning if any LVF data value is zero. By default, an error is reported if a value is zero.

This command can be used to check the current library that has been read using **read_library**. The following checks are performed.

- Each delay and constraint arc value have corresponding LVF data values.
- The ratio of the LVF value to the equivalent nominal value should be greater than or equal to the first value in the reltol list (default 0.001) and should be less than or equal to the

last value in the reltol list (default 1.0). If the ratio fails either test, the LVF value is flagged as a warning and a "< W" note appears near the end of the reported line.

- Each LVF value should be with the range of absolute values specified by the -range list. If a range is specified and a value is out of range, it is flagged as an error and a "< E" note appears near the end of the reported line.
- Each LVF value is checked to ensure it is not zero. If the -warn_zero option is used, the zero value is flagged as a warning, otherwise it is flagged as an error.

The -cells option restricts checking to only the named cells. If -cells is used with exclude, all cells except the named cells are checked. The -verbose option reports every nominal and LVF value plus their ratio regardless if the value passes or fails. All failing lines are tagged with the "<" character. The <code>-expand_buses</code> option checks and reports each bus bit while the default value of the option only checks the values that occur directly under the bus. The <code>-type</code> option can be used to restrict the checking to only delay arcs, constraint arcs, or certain types of constraint arcs (setup, hold, recovery, removal, nonseq_setup, nonseq_hold).

Sample Report

Info (validate_lvf_data) : >>> Start checking cell TC2INVXC. Checking OCV values are within 1.0-50.0% of nominal values.

TC2INVXC:a->yb: "ocv_sigma_rise_transition early" Vs "rise_transition"

	+	+	+	·+	+
	index	nom	00	v	diff%
-	+	+	+	+	+
	(1, 1)	0.013155	0.000)224 1.	.71%
	(1, 2)	0.022754	0.000	901 3.	.96%
	(2, 1)	0.022854	0.000	0116 0.	.51% <\ <1.0%
	(2, 2)	0.029454	0.000	087 0.	.29% <\ <1.0%
_	+	+	+	+	+

TC2INVXC:a->yb: "ocv_sigma_rise_transition late" Vs "rise_transition"

+		•+•		+-		-+	+	
	index		nom		OCV	Ι	diff%	
+		+		+-		-+	+	
	(1, 1)		0.013155		0.000185		1.41%	
	(1, 2)		0.022754		0.000843	I	3.70%	
	(2, 1)		0.022854		0.000105	I	0.46% <w <<="" td=""><td>1.0%</td></w>	1.0%
I	(2, 2)		0.029454		0.000043	I	0.15% <w <<="" td=""><td>1.0%</td></w>	1.0%
+		•+•		+ -		-+	+	

validate_monotonicity

Checks the following data in the current library to ensure the tables are monotonically increasing with respect to output load:

cell_rise	retaining_rise
cell_fall	retaining_fall
rise_transition	retain_rise_slew
fall_transition	retain_fall_slew

mpw

Options

```
-abstol <value | {list}>
```

Specifies an absolute tolerance limit for each validation. The option accepts a single value or a paired list of type and value. Any comparison that exceeds both the <code>-abstol</code> and <code>-reltol</code> tolerances is considered an outlier and is reported. Default: for delay 0e-12; power 0e-15; trans 0e-11; constraint 0e-11; leakage 0e-12

-cells {cell_names}

Specifies a list of cells to check. This option supports the use of a wildcard. Default: all cells are checked

-exclude {cell_names}

Specifies a list of cells to be excluded from monotonicity checking.

-index1_range <range>

Specifies a range of indices that designate the values to be validated. The range is either two values separated by a "-", (e.g. "1-3" to compare the first three indices) or a single value (e.g. "2" to compare the second index only.) Default: use all index 1 indices

-index2_range <range>

	Specifies a range validated. The ran (e.g. "1-3" to com (e.g. "2" to compa- index 2 indices	of indices that designate the values to be age is either two values separated by a "-", apare the first three indices) or a single value are the second index only.) Default: use all
-reltol <value td="" {1<="" =""><td>ist}></td><td></td></value>	ist}>	
	Specifies a relative accepts a single v comparison that e tolerances is cons delay 0.0; power constraint 0.0; le	e tolerance limit for each validation. The option value or a paired list of type and value. Any exceeds both the -abstol and -reltol sidered an outlier and is reported. Default: for 0.0; delay_variation 0.0; trans 0.0; akage 0.0
-report <filename></filename>	Specifies the filen monotonicity. Def	ame to be used for the report detailing non- ault: stderr
	The warnings or e involved, and the	errors indicate the bad table entry, the values arc type including the when condition.
-skip {three_state_c	disable thre	e_state_enable}
	Specifies a list of monotonicity. Def skipped	timing types that are not to be checked for ault: none of the three-state timing arcs are
	three_state_d	isable
		Does not check three_state_disable timing arcs for monotonicity.
	three_state_e	nable
		Does not check three_state_enable timing arcs for monotonicity.
	For example:	

validate_monotonicity -skip {three_state_disable
 three_state_enable}

-slew

Specifies that the monotonicity checks are also performed with respect to input slew.

Example

read_library mono.lib
validate monotonicity -slew -report mono.txt

The errors and warnings, for example, might look like this.

```
*Warning* (validate_monotonicity): Non-monotonic (by load) rise_transition values:
(3, 4) 0.35 < 0.37 for DFFX1:CLK->Q
*Error* (validate_monotonicity): Non-monotonic (by load) cell_fall values: (2, 5)
0.254 < 0.257 for DFFX1:CLK->Q
```

validate_scaling

Checks if a set of libraries is suitable for voltage and temperature scaling.

Options

-db {list}	Specifies a list of compiled library databases for PrimeTime. Default: "" (always compile the input library)
-dir < <i>directory</i> >	Specifies the directory to store the created files. Default is . / \ensuremath{SCALE}
-timer <primetime td="" <=""><td>ets tempus></td></primetime>	ets tempus>
	Specifies the timing analyzer to use. Default: tempus
{libraries}	(Required positional option) Specifies a list of libraries to check for scaling. Default: ""

The validate_scaling command generates a top-level Verilog netlist. It then executes the timing analyzer using the specified libraries and the generated netlist.

You can view the log file output from the timer. If no errors are reported, then the libraries are valid for scaling.

All the files generated to run the timer and the log files created by the scaling validation process are stored in a sub-directory specified by the -dir option. This sub-directory contains the top-level Verilog netlist and the run directory for the specified timer, *dir/*<*timer>*. The output from the timer run that details any library processing errors is written to

dir/<timer>/*.scaling.<tps/pt>.log

If no errors are reported by the timer, then the libraries are valid for scaling.

validate_sdf

Checks SDF annotation for a specified library, timer, and logic simulator.

Options

-cells {cell_names}	ł		
	Specifies a list of of the use of a wildca annotation.	cells for SDF annotation. This option supports ard. Default: all cells are used for SDF	
-db {library_name.	db(s)		
	Specifies one or m to use for SDF val libraries.	nore Synopsys compiled library database files idation. Default is to recompile the input	
	This avoids having validate_libra	g to recompile the library for each run of ary when the timer is PrimeTime.	
-dir < <i>directory</i> >	Directory name to comparison. Defa	store intermediate files used in the ult: SDF	
-exclude	Reverses the meaning of the $-cells$ list, so that the specified list of cells are excluded from SDF annotation.		
-keep_files	Specifies that output files remaining from previous runs should be kept and not automatically deleted. Default: files are deleted when the validate_sdf command runs.		
	This option can pro re-running, but be current run. (Old r command fails to r the timer, is not av	ovide a small performance improvement when careful not to confuse old reports with the eports can remain if the validate_sdf run, which can happen if another tool, such as vailable).	
-logsim <vcs td="" vcsi<="" =""><td> modelsim 1</td><td>ncverilog></td></vcs>	modelsim 1	ncverilog>	
	Specifies the logic	simulator to use. Default: vcsi	
	VCS	Specifies the VCS simulator.	
	vcsi	Specifies the VCSI simulator.	
	modelsim	Specifies the ModelSim simulator.	
	ncverilog	Specifies the NC-Verilog simulator.	

-logsim_options <"s	imulator_options">
	Logic simulator options, such as compiler directives. Default: ""
-no_edge	Excludes the posedge or negedge constructs from the generated SDF. Default: includes posedge and negedge constructs.
-primitives <"filen	ame">
	Filename for pre-defined logic simulator primitives. Default: ""
-sdf_version <2.1	3.0>
	Specifies the SDF version to generate. Default: "2.1"
-timer <primetime td="" <=""><td>tempus></td></primetime>	tempus>
	Timing analyzer to use. Default: primetime
<verilog_or_vital_< td=""><td>file></td></verilog_or_vital_<>	file>
	(Required positional option) Filename of the library-level Verilog/ Vital netlist.
{library_name(s)}	(Required positional option) Library files to validate.

The validate_sdf command generates a top-level Verilog netlist that instantiates every cell in the library. It then executes the timing analyzer, using the given library and this netlist, and performs SDF-generation.

After the SDF has been generated, the logic simulator is called using the top-level Verilog netlist, the library level netlist and any additional logic simulator primitives.

All the files generated to run the timer and all the log files created by the SDF-generation process are stored in a sub-directory given by the -dir option. Within this directory, two sub-directories are created *dir/<timer>* and *dir/<logisim>*. The generated SDF is written to *dir/<timer>/<libname>.<*verilog | vital>.<*sdf_version>.sdf*. The output from the logic simulator run detailing any SDF annotations errors is written to *dir/<logsim>.<*verilog>.*sdf_version.log* Or *dir/<logsim>/*<*logsim>.*<verilog>.*sdf_version.log* Or *dir/<logsim>/*<*logsim>.*<verilog.

Example

Test 2.1 and 3.0 SDF annotation for VCS, NC-Verilog and ModelSim
foreach logsim {vcs ncverilog modelsim} {
 foreach sdf_version {"2.1" "3.0"}
 set sdfv "21"
 if {\$sdf_version == "3.0"} {set sdfv "30"}
 validate_sdf_dir SDF \$logsim -sdf version \$sdf version\

-logsim \$logsim test_\$sdfv.v test.lib

}

}

Liberate LV Parameters

This chapter describes the Liberate LV specific parameters that impact library validation.

Note: Liberate LV specific parameters are set using the set_var command.

To access officially supported context-sensitive help information on a command or a parameter from within the tool, follow the procedure covered in the <u>Invoking Liberate LV Help</u>.

To review tool-wise support information about each command and parameter available in the Liberate characterization portfolio, see <u>Liberate Characterization Portfolio Command</u> <u>and Parameter Support Matrix</u>.

a	
adjust_tristate_load	
c	
compare_library_advance_xls_format	compare_ocv_split_early_late
compare_ocv_reference_lib_mc	
d	
driver_cell_trim_miller	
e	
extsim_cmd	extsim_save_driver
extsim_cmd_option	extsim_save_passed
extsim_deck_header	extsim_tar_cmd
extsim_deck_style	extsim_timestep
extsim_interactive	extsim_tran_append
extsim_option	
h	
heartbeat_initial_timeout	heartbeat_timeout

l	
lic max timeout	lv glitch report sort format
lic queue timeout	lv glitch valid range min
logic and	lv glitch valid range max
logic or	lv packet slave cells conv
Iv glitch print mismatched entries	lv range constraint glitch report
lv glitch report beyond range	Iv scaling annotation
Iv glitch report format	
m	
msg_level	
p	
packet arc notification interval	packet client timeout
packet arc notification limit	packet log filename
packet arc notification list	packet mode
packet clients	packet rsh mode
packet client resubmit count	predriver waveform
r	
rcp_cmd	rsh_cmd
S	
set var failure action	supply info
spice delimiter	
t	
timer command	timer timeout
timer initial timeout	
u	
user arcs only	
V	
validate ccsn report include all spice con d	validate power dyn voltus waveform slew begin

Liberate LV Library Validation Reference Manual Liberate LV Parameters

validate ccsn report spice values only	validate power dyn voltus waveform end
validate ccsn report tempus values only	validate power dyn define index all supe rcells
validate_input_glitch_report_mode	validate_process_node
validate library glitch report debug	validate_sdf_use_internal_pins
validate_parallelize_report_to_lib	validate_skip_compare_library
validate_power_dyn_voltus_waveform_dump _mode	verilog use internal as inout
validate_power_dyn_voltus_waveform_perio d	

adjust_tristate_load

<0 1 2 21 22	2>	
	Controls whether indices on tri-state	and how pin capacitance is added to the load e pins. (Default: 1)
	0	Turns off these pin capacitance adjustments, i.e. the library and template do not add or subtract the tri-state pin capacitance.
	1	Liberate LV adds the pin capacitance of the tri-state pin to each of the load indices when outputting the library. The rise index_2 adds the rise_capacitance and the fall index_2 adds the fall_capacitance. In addition when using the write_template command to create a Liberate LV Tcl command file, the tristate pin rise/fall_capacitance is subtracted from the load indices specified in the input library to create the appropriate define_template commands for tri-state pins.
	2	Enables functionality similar to 1 with the following addition: instead of adding the rise_capacitance or fall_capacitance, the pin attribute capacitance is added to the load indices for the index_2 values. When using the write_template command, the pin capacitance is subtracted from the load indices specified in the input library to create the appropriate define_template commands for tri-state pins. The value of the attribute capacitance can be modified using the set_pin_capacitance command.
	21	Enables behavior that is the same as a setting of 1, but power arc loads are not adjusted.
	22	Enables behavior that is the same as a setting of 2, but power arcs are not adjusted.

This variable must be used before any models are generated. Since the validate_library command builds models, this variable must be set before

validate_library.

Example

```
# Disable adjusting tri-state pin load indices
set var adjust tristate load 0
```

compare_library_advance_xls_format

<0 1>	Controls if the xls reports (Default: 0	Controls if the advanced reporting format should be used for the xls reports generated by <u>compare library</u> . Default: 0	
	0	Generates the report in the default \mathtt{xls} format.	
	1	Generates the report in an advanced ${\tt xls}$ format.	
		Note: compare_library -format should be set as xls for the new reporting format to be effective.	

Note: This parameter should be set before the <u>compare library</u> command.

Example

```
set_var compare_library_advance_xls_format 1
compare_library -format xls -report reportpath ref.lib comp.lib
```

compare_ocv_reference_lib_mc

<0 1>	Controls the reference col Default: 1	use of OCV sigma value as quantile value for the umn.
	0	Disables the functionality.
	1	Enables use of OCV sigma value as quantile value for reference column.
		Note: Set this parameter to 0 if your reference library does not contain OCV data from Monte Carlo simulations.

Note: This parameter should be set before the compare library command.

compare_ocv_split_early_late

The <u>compare_library</u> command provides a summary for each comparison by data type. By default, early and late OCV data comparisons are reported together in a single summary. Set this parameter to 1 to request a separate summary for early and late OCV data types.

Note: Use this parameter before specifying the compare_library command for ocv_delay type.

<0 1>	Separates the early and late OCV data comparison summar both cell-wise and library-wise. Default: 0	
	0	Reports early and late OCV data comparison in a single summary.
	1	Separates early and late OCV data comparison summary.

Example

set_var compare_library_advance_xls_format 1
compare library -format xls -report reportpath ref.lib comp.lib

-format should be xls in this case else new reporting format would not be effective.
driver_cell_trim_miller

<0 1 2>	Enables filtering o Default: 0	of nonmonotonic behavior from the waveform.
	When an active due input waveform, the effects such as the driver_cell_t nonmonotonic below.	river is used (see <u>set driver cell</u>) to create an he waveform may be nonmonotonic due to e miller capacitance. In this scenario, use the rim_miller parameter to filter the havior.
	0	Do not apply any filtering. Use the waveform produced by the active driver.
	1	Apply filtering to remove nonmonotonic behavior from the input waveform. This setting should only be used for backward compatibility to the LIBERATE 16.1 ISR4 and prior releases to match existing libraries.
	2	At times, the active driver cell is not able to produce a waveform at the fast slews. In these cases, Liberate adjusts the fastest slew that the driver can create to meet the required fast slews in the slew index. This setting ensures creation of a proper waveform in the rare cases where the active driver is not fast enough. If filtering of nonmonotonic behavior is desired, the setting of 2 is recommended.

This parameter must be set before the <code>validate_library</code> and <code>validate_lvf</code> commands are run.

extsim_cmd

"string"	Overrides the default commands used by Liberate LV to call
	external SPICE simulators. Default: for Spectre, "spectre"

This argument can be used to override the default command used by Liberate LV to call the external simulator. The default Liberate LV commands to call external simulators are:

■ For Spectre:

\$extsim cmd \$extsim cmd option sim.sp >& sim.lis

Example

To override the default command for calling the Spectre simulator you might use commands such as

```
set_var extsim_cmd "spectre2"
set_var extsim_cmd_option "+log mylogfile"
```

where the file spectre2 contains

#!/bin/sh
exec spectre \$*

extsim_cmd_option



extsim_deck_header

"options" Overwrites what is written in the header of the external simulator SPICE decks. Use this parameter to specify a string of SPICE commands written to external SPICE simulation decks.

extsim_deck_style

<merge separate<="" th="" =""><th>Controls whether SPICE decks. E</th><th>er to separate the netlist and models from the Default: merge</th></merge>	Controls whether SPICE decks. E	er to separate the netlist and models from the Default: merge
	merge	Keeps the netlist and models in-line.
	separate	Separates the netlist and models into a separate file.

The separated and saved netlist and models are loaded using the . $\tt include$ SPICE command.

extsim_interactive

<0 1>	Allows the externative validate_libr mode. Default: 0	al simulator, when it is enabled with ary -extsim, to operate in an interactive
	0	Does not run the external simulator in in interactive mode.
	1	Runs the external simulator in interactive mode.

Running the external simulator in interactive mode reduces the external simulator start-up time and can be useful in network environments that are not configured for efficient cell validation runs.

Example

```
set_var extsim_interactive 1
```

extsim_option

```
"options"
```

Options to be used for validation with external SPICE validation for delay, power, or timing constraint validation. Default: for Spectre, "save=none"

The options string is passed as a .option line in the external SPICE decks that Liberate LV creates for validation.

Examples

```
# Set the .options for external SPICE, leakage and CCS
set_var extsim_option "runlvl=5"
set_var extsim_leakage_option "gmindc=1e-14 pivtol=1e-15"
set_var extsim_immunity_option "runlvl=4 rmax=24"
```

extsim_save_driver

<0 1>	Controls whe set_driver_e output wavefe	ther the simulation decks used by the cell command to characterize the active driver orm simulation decks should be saved. Default: 1
	0	Does not save any active driver simulation decks. This option is available for backward compatibility
	1	Saves the simulation decks used for the final driver waveforms. This option works in combination with the extsim_deck_dir, extsim_save_passed, and extsim_save_failed parameters. If the saving of decks is not enabled while using these parameters, no decks are saved.

This parameter must be set before the **validate_library** command.

extsim_save_passed

<deck all="" =""></deck>	Control whe simulations.	Control whether output SPICE decks are saved for successful simulations. Default: $deck$	
	all	Saves both the input deck and the output listings. As the number of simulation decks is large, Cadence recommends using this setting only when characterizing a small number of cells. The data is saved in the directory defined by the extsim_deck_dir parameter.	
	deck	Saves only the input SPICE deck.	

Output SPICE decks are saved only when the ${\tt validate_library}$ -extsim argument is enabled.

extsim_tar_cmd

"string"

Command used to compress the output SPICE decks. Default: "tar $\tt zcf$ "

Set this parameter to an empty string ("") to disable compression.

Example

```
# Disable SPICE deck compression
set_var extsim_tar_cmd ""
```

extsim_timestep

<value></value>	Specifies the time-step to use for external SPICE simulation.
	Default: 1e-12s (1ps)

Example

```
# Set the time step for external SPICE
set var extsim timestep 2e-12
```

extsim_tran_append

"options" Additional options to append to .tran. Default: ""

Example

```
# Set conservative mode for Spectre
set var extsim tran append "errpreset=conservative"
```

heartbeat_initial_timeout

<time> Specifies the time, in seconds, that the server waits for the first client to communicate back to the master Liberate LV job (server). Default: 3600 (1 hour)

When *time* is exceeded, the Liberate LV server issues a warning that the client has failed to start and then restarts the *heartbeat_initial_timeout* timer. This situation could occur, for example, due to network problems.

Example

```
# Set the heartbeat initial timeout to 2 hours
set_var heartbeat_initial_timeout 7200
```

heartbeat_timeout

<time>

Specifies the time, in seconds, that a client machine can be inactive before being released by the server machine. Default: 300 (5 minutes)

This parameter enables recovery from machine failures during distributed validation. It controls how long the server machine waits for a response from a client before releasing that client. If a client hangs, it is not used for the remainder of the validation run. In addition, the task (a collection of arc simulations) being performed by the failing client is re-submitted to another client. If the re-submission of this task causes another client to hang then this task is skipped. At the end of the validation run, any cells that are not fully simulated are reported.

Example

Set the heartbeat timeout to 10 minutes
set_var heartbeat_timeout 600

lic_max_timeout

<value>

Specifies the duration of time, in seconds, to wait for the required licenses to be acquired. Default: 86400

When starting up, Liberate LV attempts to check out all the licenses that are needed. For a server, 1 server license is needed. For a client, Liberate LV needs 1 client license for each thread (see validate_library -thread). If ALTOS_QUEUE is set and if only one license is needed, Liberate LV waits until a license is available and then starts running. If ALTOS_QUEUE is set and more than 1 license is needed, Liberate LV waits until the timeout or until it has all of the licenses it needs for all threads. When the timeout ends, if Liberate LV has at least 1 license, it stops waiting and starts the execution with as many licenses as it has. If Liberate LV has no license at the end of the timeout, it resets the timeout clock and begins waiting again for licenses. After the execution begins, Liberate LV stops looking for additional licenses.

For example, if ALTOS_QUEUE is set to 1 along with validate_library -thread 4, and if there are only 2 (mix-and-matched Liberate_LV and Liberate_LX_Client) licenses available at the beginning, then Liberate LV remains in a wait-and-check queue for an

additional 2 licenses. As soon as the additional 2 client licenses are checked out successfully, Liberate LV starts execution with 4 simulation threads. If, however, there are no additional licenses checked out at the end of the timeout, Liberate LV starts execution with only 2 simulation threads.

If ALTOS_QUEUE is set to 0 or is not set, Liberate LV does not wait for licenses. Instead, it checks out as many licenses as it can (not exceeding the number it needs) and begins execution. If no licenses are available, Liberate LV terminates.

The <u>ALTOS LIC MAX TIMEOUT</u> shell environment parameter will override the value set by this parameter in the Tcl file.

lic_queue_timeout

<value> Specifies the amount of time, in seconds, to wait for the required licenses to be acquired. Default: 60 (seconds)

The <u>ALTOS LIC CHECK ALT TIMEOUT</u> shell environment parameter will override the value set by this parameter in the Tcl file.

logic_and

"string" Specifies the characters to use for denoting logic AND in function comparisons. Default: " * " (Notice the space on both sides of *)

Example

Set the logic AND to &&.
set var logic and "&&"

logic_or

"string"

The characters to use for denoting logic OR in library attributes or in function comparisons. Default: " + " (*Notice the space on both sides of +*)

Example

Set the logic OR string to |
set_var logic_or "|"

lv_glitch_print_mismatched_entries

<0 1>	Controls whether to track or ignore the mismatched entries in glitch report. Default: 1	
	0	Ignores mismatched entries when they do not necessarily signify an issue.
	1	Prints warnings for cells that have fewer matches than the expected number of comparisons.
		Mismatches can occur in situations such as:
		Tempus chose a different probe or when for specific input conditions leaving the SPICE value unmatched to any Tempus reported value.
		 Values reported by SPICE and Tempus are beyond the range specified by lv_range_constraint_glitch_rep ort, lv_glitch_valid_range_min, or lv_glitch_valid_range_max.
		Note: Refer to the validate_input_glitch_report_mode =1/2/3 reports for more information.

lv_glitch_report_beyond_range

<0 1>	Controls whether the SPICE glitches that are beyond the range specified by <u>Iv_glitch_valid_range_min</u> and <u>Iv_glitch_valid_range_max</u> should be reported. Default: 1	
	0	Ignores the glitch matches that are beyond the specified range.
	1	Reports the glitch matches when the glitch is beyond the specified range.

This parameter must be set before the <u>validate library</u> command and requires that validate_library -glitch or -glitch_last is specified.

lv_glitch_report_format

<value> Specifies an ordered list field designators for the columns to be included in the glitch report. Using this parameter, you can also specify the fields and their order while skipping particular fields that are not needed. Supported field designators are: cell, type, width, peak, diff, perc, load, when, spice, tempus, node, range, and ss. ss denotes single-sided. Example: set var lv glitch report format "cell type width peak diff perc load when spice tempus node range ss" Or set var lv glitch report format "cell width peak spice tempus diff perc when type node" **Note:** Currently, this parameter impacts only input glitch validation.

This parameter must be set before the <u>validate_library</u> command and requires that validate_library _glitch or _glitch_last is specified.

lv_glitch_report_sort_format

<list>

Sorts glitch reports according to the list of space-separated or comma-separated tags specified with this parameter. Valid tags are cell, when, width, height, load, and type.

Example:

```
set_var lv_glitch_report_sort_format {"cell" "when"
"type" "width" "load" "peak"}
```

lv_glitch_valid_range_min

<value>

Specifies the minimum limit for glitch range to SPICE and Tempus data for reporting. This is enabled by <u>Iv glitch report beyond range</u>. You may skip small glitch values within 0.1*VDD to skip matches with comparison data that may not be meaningful. Default: 0.1, 0<=value <=1

This parameter must be set before the <u>validate_library</u> command and requires that validate_library _glitch or _glitch_last is specified.

lv_glitch_valid_range_max

<value>
Specifies the maximum limit for glitch range to SPICE and
Tempus data for reporting. This is enabled by

Iv_glitch_report_beyond_range. You may skip small glitch values
beyond 0.6*VDD as in such cases glitch height is likely to go
beyond the noise margin of the CCSN stage and cause full rail
swing and comparisons may not be meaningful.
Default: 0.6, 0 <= value <= 1</pre>

This parameter must be set before the <u>validate library</u> command and requires that validate_library -glitch or -glitch_last is specified.

lv_packet_slave_cells_conv

Arguments

<0 1>	Controls wh convert sup will be usefu Default: 0	Controls whether the packet_slave_cells command should convert supercells to seed cells in the Liberate LV client jobs. It will be useful to read only necessary netlists in the slave runs. Default: 0	
	0	Does not convert supercells to seed cells.	
	1	Allows the packet_slave_cells command to convert supercells to seed cells in the Liberate LV client jobs.	

lv_range_constraint_glitch_report

Arguments

<0 1>	lssues wa beyond th <u>lv_glitch_v</u> Default: 1	Issues warnings in range error field when spice glitch values are beyond the range specified by <u>Iv_glitch_valid_range_min</u> and <u>Iv_glitch_valid_range_max</u> . Default: 1	
	0	Does not report glitch match related warnings.	
	1	Reports warning messages related to glitch match in the Range column of the glitch validation report.	

lv_scaling_annotation

Arguments

<0 1>	Controls the anno design. Default: 0	tation of library scaling information in the
	0	Preserves the old behavior of only reading the library into the design.
	1	Allows the validate_scaling command to annotate the design with library scaling information.

Note: This parameter must be set before the <u>validate_scaling</u> command.

msg_level

Use this parameter to control the quantity of error and warning messages that are issued.

Arguments

<0 1>	Controls the verbosity of error and warning messages. Default: $\ensuremath{0}$	
	0	Outputs error messages and useful warning and informational messages.
	1	Outputs all messages.
		Note: This setting can output a lot of messages (some of which may not be helpful) making it difficult to determine which messages are important.

packet_arc_notification_interval

<value>
Specifies the minimum time interval between two informational
notifications (see packet_arc_notification_list). The
range of value is between 0 to 72000.
Default: 600 (in Seconds = 10 minutes)

Example

Request no more than one informational notification per hour.

set_var packet_arc_notification_interval 3600

The above example requests no more than one informational notification per hour.

This parameter must be used before the validate_library command.

packet_arc_notification_limit

<value>
Specifies the maximum number of informational notifications
per run. This parameter is effective when the
packet_arc_notification_list has been set. The
specified value should be between 0 to 100.
Default: 10

This parameter must be used before the validate_library command.

Example

set_var packet_arc_notification_limit 5

The above example limits the notifications to no more than 5.

packet_arc_notification_list

Sets the e-mail addresses or SMS equivalent e-mail addresses that can receive notifications. Multiple e-mails or SMS numbers can be specified by using a comma-separated list. By default, no notifications are sent. You can set this parameter to a valid e-mail address to enable notifications to that address. Default: " " (empty list)

Requirements:

- The main Liberate AMS job must run on a machine that is able to send e-mails.
- Any SMS numbers provided for notifications should be able to receive messages by e-mail. Some carriers block this ability to prevent spam messages.

This parameter must be used before the validate_library command.

Example

```
set_var packet_arc_notification_list "11111111110mms.att.net,\
2222222220messaging.sprintpcs.com,3333333330tmomail.net,abc@def.com"
```

The above example has three SMS numbers (ATT/Sprints PCS/TMobile) and one e-mail address.

packet_clients

<0 integer>	Enables parall machines to b (Packet-mode	Enables parallel packets mode and specifies the number of machines to be used for distributed processing. Default: 0 (Packet-mode off)		
	0	Sets parallel packet mode off.		
	integer	Enables parallel packet mode and sets the number of machines to be used.		

Note: If your flow uses the write_vdb command, you must set parallel packet mode to off.

This parameter must be used before validate_library.

packet_client_resubmit_count

<number> Specifies the number of times a failed LSF job is resubmitted. Default: 0

Liberate LV also checks the LDB to make sure it contains data from the job. If no data was generated, Liberate LV resubmits the job. This parameter must be used before validate_library.

packet_client_timeout

<value> Sets a timeout value in seconds for client machines on the network. Default: 86400 (1 day in seconds)

If a packet client log file has not been updated for more than the number of seconds specified, Liberate LV assumes that packet has died. (This can occur because of a machine crash, or a signal such as kill -9 that cannot be trapped.) If a packet client is assumed to be dead, the server does not wait and moves on to the next client.

This parameter must be used before validate_library.

packet_log_filename

<file_name> Specifies the name of the log file to hold characterization statistics. Default: "log"

To report characterization statistics, you must set *file_name* to match the log file specified in the rsh_cmd parameter. Cadence recommends using the default name "log" and also setting the rsh_cmd parameter to use "/log" as stdout and stderr filenames.

<u>Note</u>: "%L" is not allowed in the *file_name* string.

packet_mode

<cell arc="" =""></cell>	Controls the parallel packet distribution mode. Default: ${\tt arc}$	
	arc	Uses the arc-based mode.
		Note: Arc-based packet mode is in beta with release 12.1.
	cell	Uses the cell-based mode.

This parameter must be used before validate_library.

packet_rsh_mode

<lsf< th=""><th></th><th>ns</th><th></th><th>custom></th><th>Instructs the server during the arc packet flow (see</th></lsf<>		ns		custom>	Instructs the server during the arc packet flow (see
	-		-		packet mode) to automatically kill client jobs if the server job is
					interrupted. Default: custom

This parameter is automatically set for the following batch submission commands (see <u>rsh_cmd</u> and <u>set_rsh_cmd</u>):

- ∎ bsub
- ∎ nc

You can explicitly set the parameter to the correct value if the <u>rsh_cmd</u> is pointing to a wrapper script instead of using the commands mentioned above.

This parameter must be set before validate_library.

predriver_waveform

<0 1 2>	Uses a piece-wise based on averagir response from an	e linear PWL waveform as the input driver ng a linear ramp and the equivalent exponential RC network. Default: 0
	0	Use a linear map as the input slew.
	1	Limits the linear ramp to the supply voltage rails. Also overrides any set_driver_cell commands.
	2	The linear ramp is not limited by the supply rail but continues in a linear fashion. Cadence recommends using this setting for CCS format data.

Using this analytical waveform gives a good approximation for real waveforms over a large variety of different input driver/receiver combinations, including fast slews on short wires and slow slews on long wires.

Be aware that

- This parameter is disabled when the predriver_waveform_ratio parameter is set to 0.
- For library validation, if a normalized waveform exists in the library, it overrides the predriver_waveform setting.

Example

Use a PWL pre-driver derived from an RC network
set_var predriver_waveform 2

rcp_cmd

<scp cp="" rcp="" =""></scp>	Controls which file-copy command is used for copying files from the host to the client machine when using distributed parallel processing. Default: scp	
	ср	Uses the cp (copy) command.
	rcp	Uses the rcp (remote copy) command.
	scp	Uses the scp (secure copy) command.

The rcp_cmd and rsh_cmd parameters are used to control the interface to remote clients when using distributed parallel processing. Before using parallel processing, make sure that the server machine (the machine from which Liberate LV is run) can perform an rsh or ssh and a cp, rcp, or scp to each client machine without requiring a password or passphrase.

rsh_cmd

<ssh | rsh | string>

Controls the interface to remote clients when using distributed parallel processing. Before using parallel processing, make sure that the host machine (the machine from which Liberate LV is to be run) can perform the specified action.

When using ssh or rsh, the rcp_cmd parameter specifies the command that will retrieve the results from each client machine without requiring a password or passphrase. It is recommended to use a batch queuing system such as LSF. See <u>Distributed</u> <u>Processing</u> for more details about using the arc packet flow.

Default: ssh	
rsh_cmd_str	Specifies an rsh (remote shell) command.
ssh_cmd_str	Specifies an ssh (secure shell) command.

Note: This parameter must be used before the validate library command.

Example

Set up Liberate LV to submit clients to an LSF batch queuing system.
set var rsh cmd "bsub -q myQueue -R "(OSNAME==Linux) \

```
rusage\[mem=4000,swp=2000\] span\[hosts=1\]" -P LIB:16.1:PE:RND \
-W 10:0 -n 4 -o %B/log -e %B/log"
```

set_var_failure_action

<warning error="" =""></warning>	Notifies the set_var command how to consider a failure. Default: warning	
	error	When a set_var fails, an error message is issued and subsequent commands which would result in characterization or library generation (for example, <u>compare_library</u>) are suppressed. Subsequent set_var commands are still allowed so they can be checked for correctness.
	warning	A warning is issued when set_var fails. The failed set_var is ignored and execution continues.

This parameter must be set prior to any other set_var command.

spice_delimiter

"string" Specifies the hierarchy delimiter in the SPICE format netlists loaded into **read_spice**. It can be a single- or multiple-character string. Default: ".".

Every character in this parameter is treated as a hierarchical delimiter.

In the SPICE decks that are written out, the first character in this string will be used as the hierarchical delimiter.

Example

```
# Set the SPICE delimiter to |
set var spice delimiter "|"
```

supply_info

<0 1>	Controls the printing of messages that summarize the values set for the following commands: set_vdd, set_gnd, set_pin_vdd, and set_pin_gnd. Default: 0
	0 Does not print the messages.
	1 Prints the messages.

Example

```
set_var supply_info 1
```

Liberate will print messages such as following:

```
(set_vdd): Pin 'vdd' is set to 20 V for cell 'test1' -no_model 'False' -ignore_power
'False' -type 'internal' -attributes {} -combine_rail 'False' -include {}
(set_pin_vdd): Pin 'A1' is set to 3 V for cell 'level_shifter_3to1' -add_supply
'True' -leakage add to supply '' -supply name {VDD3}
```

timer_command

<string>

Specifies the command to use to call the timing analyzer.

Default: when the -timer argument is:

- primetime, the default is "pt_shell"
- ets, the default is "ets"

The timer_command <string> parameter can be used to change the call to the timing analyzer from the validate_library command. For example, a wrapper script could be used to set environment parameters before calling the timer to ensure the use of a specific version of the timing tool.

This parameter can also be used to deploy a queuing system to call the timer. With this approach, each distinct timing and power model run is sent to the queue. For example, NLDM and CCS timing, and NLPM power and CCSP power can all be submitted in parallel. The validate_library command waits for all of the timing analyzer runs to finish before performing the comparison of the timing analyzer results against SPICE simulations.

Example

Set the timer command to use a shell script to call ets set_var timer_command "my_ets_command" # Set the timer command to use Sungrid # Note %0 gets expanded to the output log file created by # validate_library set_var timer_command "qsub -q q64 -b y -j y -cwd -o %0 pt_shell"

timer_initial_timeout

<time> Specifies the time, in seconds, that <u>validate_library</u> waits for the timing analysis job to start on the queue. Default: 3600 (1 hour)

If time is exceeded, the timer job does not run. This situation could occur because there are not enough timer analyzer licenses available. If the timer job does not run, validate_library can be re-run later with the -start_from "timer" argument to complete the validation task.

Example

set_var timer_initial_timeout 7200 # Wait 2 hours

timer_timeout

<time>

Specifies the duration, in seconds, for which <u>validate_library</u> waits for a response from the timer run. Default: 86400 (1 day)

If there is no response received within the specified duration, the timer job is considered inactive or dead.

Note: This parameter must be set prior to the validate_library command.

user_arcs_only

<0 1>	Controls whether the validate_library command will only validate arcs that are explicitly defined with define_arc command. Default: 0	
	0	All the arcs present in the library are passed to the validate_library command and all the arcs defined using define_arc are validated.
	1	Only arcs that are explicitly defined with define_arc commands are validated.

Example

```
# Validate user-defined arcs only
set_var user_arcs_only 1
```

validate_ccsn_report_include_all_spice_cond

<0 1>	Controls the comparison method for input glitch validation. Default: 1	
	0	Enables previous method to match only inline when conditions from Tempus reports.
	1	Enables all SPICE values to be considered across various when and probe nodes, and prints all matching conditions between SPICE and Tempus.

Note: This parameter must be set before the <code>validate_library</code> command and it can be used only with the <code>-glitch</code> option.

validate_ccsn_report_spice_values_only

<0 | 1>Controls whether the comparison cases with SPICE values must
be printed without the matching Tempus values. Setting this
parameter to true will list the SPICE values and let you evaluate
if Tempus has chosen a worst case. Default: 00Prints cases with SPICE values and the
matching Tempus values.1Prints cases with SPICE values only.

Note: This parameter must be set before the validate_library command and it can be used only with the -glitch option.

validate_ccsn_report_tempus_values_only

<0 1>	Controls whether must be printed w parameter to true not cover the nec	the comparison cases with Tempus values ithout the matching SPICE values. Setting this e will let you identify and debug if LV SPICE did essary stages. Default: 1
	0	Prints cases with Tempus values and the matching SPICE values.
	1	Prints cases with Tempus values only.

Note: This parameter must be set before the validate_library command and it can be used only with the -glitch option.

validate_input_glitch_report_mode

<0 1>	Specifies the mod or 3, the output file and will have ROF ability. Default: 3	e for printing glitch report. When set to 1, 2, e is named as *.mode[1 2 3].[rpt csv] P nodes reported by default for better debug-
	0	Prints only matches between Tempus and SPICE. The report filename is $*.rpt$.
		Note: This option is for backward compatibil- ity.
	1	Prints matches between Tempus and SPICE and the cases where SPICE values are more pessimistic (compared to spice matches used in mode 0) being of the same height, width, load, or when condition but has another probe node.
	2	Prints mode 1 matches plus additional cases where SPICE values are more pessimistic (compared to SPICE matches used in mode 0) being of the same height, width, or load, but has another when condition and/or probe node.
	3	Prints mode 2 plus additional cases where SPICE and Tempus has no matches.

This parameter must be set before the <u>validate_library</u> command and requires that validate_library -glitch or -glitch_last is specified.

validate_library_glitch_report_debug

<0 1>	Enables reporting for all cases irresp Setting this param Tempus cases wh and more pessimi	of when condition and CCB node comparison bective of whether there is a mismatch or not. heter to true will let you identify the optimistic here corresponding SPICE is not a worst case istic value is available. Default: 0
	0	Reports comparison data of when condition and CCB node comparison only in case of mismatch.
	1	Reports comparison data of when condition and CCB node comparison.

Note: This parameter must be set before the <code>validate_library</code> command and it can be used only with the <code>-glitch</code> option.

validate_parallelize_report_to_lib

<0 1>	Enables improved parallelization in the -timer_runs flow where, a Voltus run, Voltus library creation, and compare_library is run for each cell bundle in a client machine. Default: 0	
	0	Improved parallelization is disabled.
	1	Improved parallelization is enabled.

validate_power_dyn_voltus_waveform_dump_mode

<0 1>	Controls whether current peak value file. Default: 1	the entire output waveform data or only the es must be reported in the Voltus-based library
	0	For asciidump that dumps the entire output waveform.
	1	For peakdump that dumps only the current peak.

validate_power_dyn_voltus_waveform_period

<value>
Sets the total waveform period used in a Voltus Tcl file using the
set_dynamic_power_simulation -period Voltus
command. The value can be set based on the library slew/load
options used and slowness of the cell. Default: 1.1 (in nano
seconds)

validate_power_dyn_voltus_waveform_slew_begin

<value> Sets the start time of the slew beginning in the Voltus Tcl file which will go into a VCD file. Default: 0.2 (in nano seconds)

validate_power_dyn_voltus_waveform_end

<value> Sets the end time of the waveform in the Voltus Tcl file which will go into a VCD file. Default: 1.0 (in nano seconds)

validate_power_dyn_define_index_all_supercells

<0 1>	Propagates user-	specified define_index to all supercells.
	0	User-specified define_index is disabled.
	1	User-specified define_index is enabled.

validate_process_node

<process_node></process_node>	Specifies the process node that can be used for the	
	<pre>set_design_mode -process command in Tempus scripts.</pre>	
	Default: 28	

validate_sdf_use_internal_pins

<true th="" <=""><th>false></th><th>Controls the beha when the <u>valida</u> analyzer. Default: false</th><th>vior of the write_sdf Tempus command <u>tte_sdf</u> command is used to run the timing</th></true>	false>	Controls the beha when the <u>valida</u> analyzer. Default: false	vior of the write_sdf Tempus command <u>tte_sdf</u> command is used to run the timing
		true	Annotates the arcs using internal pins in the SDF file.
		false	Disables the functionality.

validate_skip_compare_library

<0 1>	Controls whether the validate_library command will skip compare_library. Default: 0	
	0	The validate_library command will execute compare_library.
	1	validate_library skips writing of timer library and compare library for glitch and glitch_last validation. Enable this parameter when .rpt (see <u>validate in-</u> <u>put_glitch_report_mode</u>) reports to reduce runtime but compare_library reports are needed or desired.

This parameter must be set before the <u>validate library</u> command and requires that validate_library -glitch or -glitch_last is specified.

verilog_use_internal_as_inout

<true false="" =""></true>		Controls the beha treating internal pi Default: false	vior of the <u>write_verilog</u> command for ns in the input library (direction : internal).
		true	Treats the internal pins as inout pins in the Verilog file.
		This type of Verilog file is useful for SDF backannotation using the <u>validate_sdf</u> command.	
		false	Disables the functionality.

Library Comparisons

This chapter describes the Liberate[™] LV Library Validation utilities for comparing libraries.

Comparing two libraries might help you understand, for example, how using new SPICE models would change library characteristics such as leakage power. You might also use these utilities to compare Liberate LV-generated libraries against existing libraries.

Liberate LV provides for both textual and graphical comparisons. The <code>compare_library</code> command can be used to generate a text comparison report highlighting outliers that exceed the defined absolute and relative tolerances. Using the <code>-gui</code> argument with the <code>compare_library</code> command generates a file that is formatted for graphical comparisons. The graphical comparison utility, lcplot, is described in the following section.

lcplot

Use this utility to plot the results of library comparisons.

Arguments

```
<gui_comparison_file>
```

Specifies the name of an existing graphical comparison file generated by the -gui argument of Liberate LV commands.

Running this utility opens the lcplot display tool, providing controls that allow you to plot the comparison file data in various ways. You can use the graphical comparison plots to pin-point library entities that have significant differences, or to confirm expected trends such as slower delays when comparing a library generated at a slow corner versus a fast corner.

Panel Buttons

Fit X	Expands the current graph in the X range to full-scale while keeping the Y range fixed.
Fit Y	Expands the current graph in the Y range to full-scale while keeping the X range fixed.
Fit All	Expands the current graph in both the X and Y ranges to full-scale.
Log - X	Changes the X-axis in an X/Y style graph into a logarithmic scale.
Log - Y	Changes the Y-axis in an X/Y style graph into a logarithmic scale.
Timing	Selects only timing data to display (delay, setup, hold, recovery, removal and trans).
Power	Selects only power data to display.
Leakage	Selects only leakage data to display.
Capacitance	Selects only capacitance data to display (capacitance, fall_capacitance and rise_capacitance).
Style	Selects the style of the graph to display. For more information, see <u>"Graphical Library Comparison Plot Styles"</u> on page 177.
Cell Sel	Opens the Cell Selection form to select cells to display.
Data Sel	Opens the Data Selection form to select data type to display.
Direction	Opens the Direction Selection form to select data-toggle direction (rise, fall).
Close	Closes the lcplot window.

Pull-Down Menus

File – Print	Opens the Print form to print to a file (postscript format) or to a printer, in gray-scale or color.
File – Exit	Closes the lcplot utility.
View – ZoomOut 2	Zooms out by 2X (or, click right in the graphic display window to zoom out by 2X).
View – ZoomIn 2	Zooms in by 2X (or, click left in the graphic display window to select a box to automatically zoom into).

Redraw	Redraws the window to clean up any cursor ghosts.
Help – About	Displays the Version and Copyright notices.

Zooming with the Mouse

Holding down the left mouse button and dragging the rectangle over the plot area zooms into the selected area (when the cursor is in the plot window). A single click of the right mouse key zooms out by 2X (when the cursor is in the plot window). The *fit_x*, *fit_y*, and *fit_all* buttons can be used to fit the data within the window after zooming.

Graphical Library Comparison Plot Styles

There are three styles of plots available: X/Y, Accuracy, and Errorbound.

X/Y style

The following graphical library comparison shows a scatter-plot where the values from the reference library are given on the X-axis and the values from the comparison library are given on the Y-axis. When the values in the two libraries match, the plotted data points fall exactly on the 45-degree axis.

By default, this plot type displays all four data types: timing, power, leakage, and capacitance.

An example is shown below:





Accuracy style

The following graphical library comparison shows an Accuracy plot where the existing value in the reference library is given on the X-axis and the absolute difference in values (scaled up by 100) between the comparison library and the reference library is given on the Y-axis. This plot also includes a +45 degree and a -45 degree axis. These two axes form four triangular regions. The left and right regions represent the data points that fall within 1%. The upper and lower triangular regions represent the data points that are greater than 1% of difference. This plot is useful in determining which data points are greater than 1%. When the mouse is positioned directly over a data point, the data from both libraries is displayed in the frame directly above the graph.

This plot style only applies to timing comparisons.

An example is shown below:





ErrorBound style

The following graphical library comparison shows an ErrorBound plot where the absolute difference in values between the comparison library and the reference library is given on the X-axis and the difference ratio

((compVal - origVal)/origVal)*100)

of the comparison library to the reference library is given on the Y-axis. If the data point on the graph falls close to the X-axis zero-reference (X=0), then the absolute error is small, so the relative error can be ignored even if it is large. If the data point falls close to the Y-axis zero-reference (Y=0), then the ratio of difference is small and even if the absolute difference is large, this difference can be ignored. When data points do not fall near either of the zero-reference axes, the difference may be significant and should be reviewed. When the mouse is positioned directly over a data point, the data from both libraries is displayed in the frame directly above the graph.

By default, this plot type displays all four data types: timing, power, leakage, and capacitance.

An example is shown below:



Figure 6-3 Icplot GUI - ErrorBound Library Comparison

Data Selection Methods

There are two ways to select data: Cell type selection and data type selection.

■ Cell type selection

To select the cells to compare, click *Cell Sel*. This pops up a selection menu that lists all of the cells in the library. An example is shown below:
Figure 6-4 Cell Selection Menu

X CellSel – 🗆 ×				
NOR2X1				
DFFX1 INVX1				
Ali	None			
Close	Apply			

To select a cell from the list, click the cell name and then click *Apply*. To select multiple cells, hold down the Shift key and select the cell name, followed by *Apply*. To add cells to the selected set, hold down the Ctrl key, select the cell names, and click *Apply*. To select all cells, click *All* followed by *Apply*. To unselect all cells, click *None* followed by *Apply*. To quit the cell selection menu, click *Close*.

Data type selection

To select the type of library data to compare, click *Data Sel*. This pops up a selection menu that lists all of the available data types. Select a data type such as *delay* from the list and click *Apply*. Multiple data types can be compared at once by holding down the Shift key and selecting the data types, followed by *Apply*. The units for each of the values displayed are defined by the reference library. The following data types are available for comparison (assuming they are present in the reference library).

trans	Selects transition times data.	
capacitance	Selects input pin capacitance data.	
power	Selects switching and hidden power data.	
leakage	Selects leakage power data.	
fall_capacitance	Selects pin capacitance for falling transitions data.	
rise_capacitance	Selects pin capacitance for rising transitions data.	
delay	Selects transition delays data.	
recovery	Selects recovery time constraints data.	

hold	Selects hold time constraints data.
setup	Selects setup time constraints data.
removal	Selects removal time constraints data.

Figure 6-5 Data Type Selection Menu



Customizing Library Comparison

You can specify a custom routine for checking errors. To add a custom routine for absolute and relative error checks, set the <code>compare_diff_callback</code> Tcl variable.

Example

```
{load -float}
    {table type -string}
    {timing type -string}
} {
   set good data true
   set diff [expr {$ref val-$comp val}]
    set abs diff [expr abs($diff)]
    set abs nom [expr abs($ref nom)]
    set rel diff 100
    if \{ abs nom > 0\} {
        set rel diff [expr (($diff/$abs nom) * 100.0)]
    }
   set abs rel [expr abs($rel diff)]
   if {$abs diff > 1e-12 && $rel diff > 1} {
        set good data false
    }
   return [list $diff $rel diff $good data]
}
```

compare_library lib1 lib2

Note: The custom compare routine must be specified before the <code>compare_library</code> command.

Performing Parallel Library Comparisons

You can perform parallel library comparisons using <code>compare_library</code> to enhance the run time. To perform parallel comparison with <code>compare_library</code>, a Tcl script must have the settings required to enable the <u>Bolt job distribution system</u> and the basic characterization set up. The number of parallel <code>compare_library</code> commands is controlled using the <u>packet clients</u> parameter.

Parallel library comparisons can be performed in the following ways:

- Performing Library Comparison Only
- Performing Characterization and Library Comparison in the Same Session
- Performing Characterization and Library Comparison in Separate Sessions

Performing Library Comparison Only

Following is an example flow of the settings to be added in the Tcl file if only you want to compare libraries and skip the characterization process.

- **1.** <u>Set up</u> the Bolt job distribution system.
- **2.** Set up the entire characterization settings required to run characterization using the Bolt job distribution system and parallelization.
- **3.** To skip characterization, set the <u>bolt post char command distribution</u> parameter to 1.

set_var bolt_post_char_command_distribution 1

4. Specify char_library with or without options:

char_library <required_options>

5. Specify compare_library:

compare_library -cells \$cells -report /xyz/\${lib}_cmp.rep \$ref \$cmp

6. Save and run the Tcl file.

Points to note:

- To perform parallel library comparison, the -cells option must be specified in compare_library. Skipping this option will result in an incomplete final report file.
- There are no restrictions on path of the reference and compare libraries and it need not necessarily have \$pvt. \$pvt can be hardcoded or referenced from a loop in the char.tcl file.

- \$pvt and library names can be different in the reference library and the library to be compared. This gives flexibility to compare across PVTs and libraries.
- Liberate LV will first look for cell-level .libs in the same path. If not found, the tool will use the given library-level .lib. This will be done for both reference and compare libraries.
- The final library-level report will be created in the directory specified using the -report option. In this example, /foo/bar/\${lib}_cmp.rep.
- The temporary files will be created in /<path_specified_in_-report>/ <cell_level>. This ensures that the path is unique for each iteration of the compare_library command.

Performing Characterization and Library Comparison in the Same Session

Following is an example flow of the settings to be added in the Tcl file to compare libraries in continuation with the characterization process in the same session.

- 1. <u>Set up</u> the Bolt job distribution system.
- 2. Set up the entire characterization settings required to run characterization using the Bolt job distribution system and parallelization.
- **3.** Specify char_library with the required options:

char_library <required_options>

4. [Optional] Specify the write_ldb command:

write_ldb \${RUN_DIR}/ldb.ldb.gz

5. Specify the write_library command:

```
write_library -driver_waveform -user_data ${USERDATA} -rename -filename
${RUN_DIR}/lib/${LIBNAME}_nldm.lib ${LIBNAME}
```

- 6. Set the relative path from PVT for comp.lib.
- 7. Specify compare_library:

compare_library -cells \$cells -report /foo/bar/\${lib}_cmp.rep \$ref \$cmp

8. Save and run the Tcl file.

Points to note:

To perform parallel library comparison, the -cells option must be specified in compare_library. Skipping this option will result in an incomplete final report file.

- The write_library command is mandatory in this flow as the .libs will not be generated otherwise.
- There is no restriction on path of the reference library and it need not necessarily have \$pvt.
- The compare library path is dynamic in this case as the cell-level .libs are produced in the altos.xxx directory while the characterization is in progress.
 - □ User will need to supply the relative path (from the PVT directory onward) inside altos.xxxx dir in \$cmp.
 - **u** The tool will automatically prefix the temp directory to this path.
- \$pvt and library names can be different in the reference library and the library to be compared. This gives flexibility to compare across PVTs and libraries.
- Liberate LV will first look for cell-level .libs in the same path. If not found, the tool will use the given library-level .lib. This will be done for both reference and compare libraries.
- The final library-level report will be created in the directory specified using the -report option. In this example, /foo/bar/\${lib}_cmp.rep.
- The temporary files will be created in /<path_specified_in_-report>/ <cell_level> This ensures that the path is unique for each iteration of the compare_library command.

Performing Characterization and Library Comparison in Separate Sessions

Following is an example flow of the settings to be added in the Tcl file to compare libraries in continuation with the characterization process in separate sessions.

- **1.** Characterizing a library in session 1.
 - **a.** Specify the commands to define \$cells:

```
set packet_cells [packet_slave_cells]
if {[llength $packet_cells]>0} { set cells $packet_cells }
...
```

- b. Specify char_library with the required options: char_library <required_options>
- c. [Optional] Specify the write_ldb command:
 write_ldb \${RUN_DIR}/ldb.ldb.gz

- **d.** Save and run the Tcl file.
- 2. Comparing libraries in session 2:
 - e. Specify the read_ldb command to read the LDB from session 1: read ldb /foo/bar/ldb.ldb.gz
 - **f.** <u>Set up</u> the Bolt job distribution system.
 - **g.** Set up the entire characterization settings required to run characterization using the Bolt job distribution system and parallelization.
 - **h.** To skip characterization, set the <u>bolt_post_char_command_distribution</u> parameter to 1.

set_var bolt_post_char_command_distribution 1

i. Specify char_library with or without the required options:

char_library <required_options>

j. Specify the write_library command:

write_library -driver_waveform -user_data \${USERDATA} -rename -filename
\${RUN_DIR}/lib/\${LIBNAME}_nldm.lib \${LIBNAME}

k. Specify compare_library:

compare_library -cells \$cells -report /xyz/\${lib}_cmp.rep \$ref \$cmp

I. Save and run the Tcl file.

Points to note:

- To perform parallel library comparison, the -cells option must be specified in compare_library. Skipping this option will result in an incomplete final report file.
- There is no restriction on path of the reference library and it need not necessarily have \$pvt.
- The LDB and path of the library to be compared is user-specified.
 - Cell-level .libs will be read from comp path (should be same as the LDB path).
 - □ Library-level .libs will be read from write_library path automatically.
- \$pvt and library names can be different in the reference library and the library to be compared. This gives flexibility to compare across PVTs and libraries.
- Liberate LV will first look for cell-level .libs in the same path. If not found, the tool will use the given library-level .lib. This will be done for both reference and compare libraries.

- The final library-level report will be created in the directory specified using the -report option. In this example, /foo/bar/\${lib}_cmp.rep.
- The temporary files will be created in /<path_specified_in_-report>/ <cell_level> This ensures that the path is unique for each iteration of the compare_library command.

A

Deprecated Commands and Parameters

This section lists all the parameters that are deprecated or are included for backward compatibility. These parameters are being phased out, and have been replaced by either new commands, new parameters, or new behaviors of the tool.

Backward Compatibility Parameter

si_write_output_voltage_compatibility_mode

<0 1>	Creates an output_voltage group in the merge_library flow when the input library has a template that includes variable_1: iv_output_voltage. Default: 1	
	0	For backward compatibility. Creates an <pre>output_voltage group in the final merged library.</pre>
	1	Creates an output_voltage group in the final merged library. If the input library does not have the output_voltage group, the output_voltage group will not be generated for the final merged library and an error message will be printed.

This parameter must be set before the <u>merge_library</u> command.

Deprecated Commands

compare_arcs

This command is deprecated. Use <u>compare_structure</u> instead.

validate_library

The -ocv option of the validate_library command has been deprecated.

Deprecated Parameters

bundle_count

Use this parameter to specify the number of packets to be used while validating a library.

Arguments

<number> Sets the number of packets. Default: 0 (Use 1 packet per cell.)

If this parameter is not set, Liberate LV uses 1 packet per cell. If < number> is set to a nonzero number, Liberate LV divides the number of cells in the library into that number of packets. (See <u>packet_mode</u> for more information.)

This parameter must be used before char_library.