

The RTL-Level SDC Timing Exception Verification Ecosystem

ChienLin Huang, MediaTek Evan Yang, Synopsys

Traditional Gate Level Simulation Flow

- Many chip makers do gate level simulations (GLS) in addition to RTL simulations, static and formal verification
- Designers rely on GLS to catch chip-killing bugs that other tools like static timing analysis (STA), assertion-based verification (ABV), static verification and emulation can't catch
- GLS netlist debug is cumbersome
- Becomes active only in the very late stages of the design process when the netlist and standard delay format (SDF) files are available

Existing SDC Verification Approaches

Need a fast and comprehensive solution that can verify SDC intent early in the design cycle

- **Gate-level simulations with full timing (SDF)**
	- Late in the development cycle (too close to tape-out)
	- Huge, slow and high debug effort
	- Often run only a test subset leading to low coverage

• **Formal/Static methods**

- Great when they work testbench-less & exhaustive
- Typically exhibit capacity limitations and may require a complete environment (i.e., firmware?)
- May lead to inconclusive results (or require inordinate amount of time)
- QoR issues with noise

• **Proprietary RTL coding schemes (macros, assertions, …) for simulation**

- Ad-hoc, non-standard and difficult to implement (instrumentation point)
- May degrade performance

SDC Aware Verification in VCS

VCS-SDC feature

Simulation

RTL.

Leverage Verdi debug

High coverage

-> increase 10X test coverage -> change simulation time from week to days

SN

• Case1: CDC Reconvergence • Case2: False path Reconvergence

VCS-SDC can insert different delays on different paths to trigger the design issue to make simulation failed.

"set false path -to FP DFF*" causes different delays and make FSM hanging

VCS-SDC can insert different delays on different paths to trigger the design issue to make simulation failed.

Debug Fail pattern

Verdi inject marker and DUTRCA feature: Inject marker

• set_multicycle_path 10 –from ff1* -to ff2*

Shl

Debug Fail pattern

Verdi inject marker and DUTRCA feature: DUTRCA

Review the VCS-SDC simulation log **snu** MCPRCA feature: Bins view **RTL code in nTrace** 0 2 3 4 8 5 4 5 6 6 6 6 7 SDC **Further Design Command Debug** RTL **RDA MCPRCA VCS** (Violation Binning) **Verdi GUI** (with SDC) **Logs in SmartLog** Violation **Simulation** HEQTL-THE Report Log Violations **Waveform in nWave** \circledcirc means .
⊟- Recommend Debug Index: 1 Violation Time: 230 .
وقالة المناطق المناطق التي توافق الأولية المناطقة Type Specifier: [MCP] াত 白 Signal(TO): testbench.mult.ff2[1] $\sqrt{6}$ Clock: testbench.mult.clk (testcase/test.sdc:2) 白 Signal(FROM): testbench.mult.ff1 $\overline{\bullet}$ Clock: testbench.mult.clk (testcase/test.sdc:2) *Group and analyze sdc simulation log* Observed Delay Cycle: 1 *-> Saved 90% of the time spent on SDC error classification***Expected Delay Cycle: 10** SDC Command Type: set multicycle path (testcase/test.sdc:3) 10 I

Review the VCS-SDC simulation log

MCPRCA feature: SDC annotation in nTrace

- **2. Click hyperlink to show SDC in Tooltip 1. Press "shift" to open tool tip viewer 3. The sdc command is shown in nTrace**
	-

All SDC information can be annotated -> Very helpful for debugging -> Easy to trace the clock

Review the VCS-SDC coverage

URG Coverage feature

- MCP Command:
	- Set_multicycle_path from ff2* to ff5*
	- Totally, there are four MCP paths covered by the MCP command
- 4-level signoff criterion (From coarse to fine)

Four coverage model levels available -> Reuse urg coverage system -> An indicator of SDC verification level

Timing Constraints Management System

TCM SDC verification feature

snug

Timing Constraints Management System

TCM SDC Verification Feature

SNUG TAIWAN 2024 12

TCM + VCS-SDC

= Timing Exception Verification Ecosystem

An early stage of SDC verification -> Caught design/SDC bugs at the RTL stage -> Save 90% DE and DV effort

Best in Class Technology for Formal + Simulation Based Verification of SDC constraints

- Complete formal verification of all SDC constraints using TCM
- Timing-exceptions that fail formal proof are provided as input to VCS SDC
- \checkmark Large majority of timing exceptions are proven formally with minimal user intervention
- \checkmark Knowledge of static nets on a design is key to high formal pass percentage
- Fast, dynamic path sensitization-based, verification of formal failures in RTL simulation
- \checkmark Native SDC support in simulation is more powerful and easier to manage than assertions
- \checkmark Ease of debug and MCP/FP specific coverage

Conclusions

- VCS-SDC is a VCS feature that can model post-simulation behavior, allowing users to use more patterns at the RTL stage to **increase confidence in SDC verification**.
- DUTRCA and MCPRCA, as part of the VCS-SDC toolchain, can **significantly reduce the effort** required to debug failures caused by VCS-SDC injected delays.
- The URG-based SDC coverage system provides a familiar coverage interface, enabling users to review and waive, as well as **choose different levels of coverage models to control the amount of coverage.**
- The TCM SDC Lint feature can greatly reduce the effort needed to debug SDC mapping in VCS-SDC, and also **saves DV engineers from spending time learning SDC syntax-related knowledge**.
- The TCM SDC verification feature can **effectively increase the coverage rate and efficiently reduce the pattern count** required by VCS-SDC.
- Through the combination of TCM and VCS-SDC features, Synopsys provides a very powerful means of SDC verification at the RTL stage, allowing us to **significantly reduce the risk of SDC bugs within limited time and manpower**.

THANK YOU

Our Technology, Your Innovation[™]

SNUG TAIWAN 2024 15