

## GUC 2.5D/3D Multi-Die System Design

WeiHsun Liao Deputy Manager Global Unichip Corp.

#### GUC Advanced Package Technology (APT) Development





#### 3DFabric – Versatile from 2.5D to 3D Chiplets





- Benefits in heterogeneous integration and flexibility.
- Use TSV to connect stacked dies vertically
   More complex issues like stress, thermal and others
- Deep trench capacitor can provide good PI & SI performance



- Benefit with smaller chip size
- Use hybrid bonding connects dies and provides better PPA
- Use TSV through logical dies to connect to substrate. Challenges SoC PnR, thermal, and PI



### 2.5D CoWoS Design

#### 2.5D CoWoS Design Challenges



3.3x reticle

- Interposer size getting bigger and bigger
  - Important to do cross die bump assignment for better IR quality
  - Increased iterations of cross die micro bump assignment update
  - More assemble issues on the die floorplan Implicit uncheckable rule handling
- Micro bump location needs to be frozen in early stage
  - Interposer stitching is important in SoC floorplan
- Need robust die to die routing pattern to meet the performance spec
- Interposer eDTC capacitor is needed in high power design
- SI/PI simulation takes long time for all channels
  - Need to make sure channels are balanced



#### CoWoS Die Planning and Prototype

- Floorplan & Size Estimation
  - Foundry design rule consideration
  - Fast verify the available SoC/Interposer size
  - Consider with scribeline, kerf, mask reticle size, dummy die insertion



Synopsys 3DIC Compiler can show the real physical locations of die & bumps base on our estimation result





Histon

Groupi	100 4 : 1 ASIC+ 4HBM+ 2 BB/IPD	Physical ASIC X(with SR/SL)	25838.20 um	Physical A Y(with SR/	SIC SL)	31269.20	um
AX 199 on AX 199 on		HBM X	7975 um	HBM Y		11975	um
		BB/IPD X	7975 um	BB/IPD	Y [	7166	um
	HERE AT : 150 um	Ex	1000 um	Ey	[	1000	um
	50 um ΔX : 150 um	Ehy	-73.3999999! um				
		ΔX	150 um	ΔΥ		150	um
		SDE B_X	42088.20 um	SDE B_	Y I	31416	um
		SDE		1322242891. um2			
		FOB_X	FOB_X 44088.20 um FOB_Y			33416 um	
		FOB	1473251291. um2 1.72				
		FOB Reticle					
		Summary 1	fable				
Rules No.	Description	Result	Op.	Rule	Che	ck	
	Minimum size of SDE	7166.00	>#		Pass		
	Maximum size of SDE Area of each SDE		31269.20	<=		Pas	s
			807939843.44	<#	3	Pas	s
	Aspect Ratio of ASIC boundary box	1.21	<=		Pass		
1	Aspect Ratio of DMTDboundary	1.11	<=		Pass		
t	Aspect Ratio of IPDboundary	1.11	<=		Pas	s	
,	Top die scribe line must >= 120um	120.00	>=		Pas	s	
1.46.11.11	Both vertical and horizontal enclosure by SDE Bounding Box (Ehy) (Bule only define the total X dimension	e of HBMBoundary	73.3999999999	<=		Pas	s

6

#### CoWoS Top Die Floorplanning with Synopsys 3DIC Compiler

- Multi-die bump planning
  - Top die floorplan
  - Bump mirroring from top die to interposer
  - SoC IP and partition block floorplan

#### Quick verification on planning stage

- Bump alignment, logical connectivity, probepad connection, route-ability check

Task Assistant - 3DIC Compiler	(on linux2	59)			- • ×
3DIC Compiler 🔍 🗙	🗲 🔻 Che	k 3D Design Rules			◀ 23 of 50 ►
Die Modeling     Top-Level Configuration	Check 3D Design Check 3D DFT				
Multi-Die Floorplanning	physica	l_contact	logical_physical_consistency	chip_placement	
<ul> <li>Die to Die Planning</li> </ul>	🗌 verbose		matching_type	bump_cluster	
Check 3D Design Rules     Interposer Routing	physical_design_rule		power	no_probe_pad	
🕀 Signal Integrity	dies	<no objects=""></no>			e 🗾 🕫
Rail Analysis     Thermal Analysis	die_pairs	die_pairs list : list of die pairs			
- Export	error_view errorBrowser_FileName : name for error browser file; default is check3dDesign.err				

- Early stage to check SoC IP harden correctness
  - Flyline check routability







# CoWoS Bump/DTC PDN Co-design



Synopsys 3DIC Compiler can help with bump mirroring and provide stacked view

- Use combo C4 bump to have better power performance
- Reduce PG bump change iterations
- Deep Trench Capacitor PDN co-design
- Interposer single-die IR verification
  - Quick static IR verification from ubump to C4bump
  - Attach power on ubump as the current sink



Interposer single die IR



SoC+Interposer cross die IR



#### CoWoS HBM D2D Routing



• GUC in-house routing pattern can overdrive HBM3 to 7.2Gbps





- Synopsys 3DIC Compiler D2D Routing Pattern
  - Work at 7.2Gbps through SI simulation
  - Shorten channel signal routing runtime by 50%
  - Easy for channel routing balance





#### Synopsys 3DIC Compiler HBM Auto Router



- HBM3 SI Analysis @ 7.2Gbps
  - Result with simple ground shielding
  - Result with default GUC PG pattern
  - Result with PG and shielding fine tune





#### Summary

Synopsys 3DIC Compiler addresses design challenges

- Need to have a useful router
  - 3DIC Compiler can easily modify width, spacing, shielding style
- Need to have a good PG structure
  - GUC has in-house power/ground pattern
- Need to handle critical electrical effect
  - Return loss, crosstalk, insertion loss, etc.
- Need several iterations of pattern fine tune
  - Reduce the iterations with 3DIC Compiler

	Initial Develop	Adjust Pattern	RLC extraction, SI simulation		
Scripting	weeks	days			
3DIC Compiler router	days	hours	Weeks to Days		
Fully Layout	weeks	week			











#### **3D Stacking Design Challenges**

#### Die-to-die interface hybrid-bond assignment

- Cross-die hierarchical block stacking & flip alignment for 3D hierarchical design
- 3D clocking for cross-die OCV reduction
- P/G and signal hybrid-bond co-design

#### > 3D-stacking power plan, IR/EM sign-off

- Power consumption, TSV #/pitch estimation
- P/G BTSV array macro design
- > 3D-stacking STA: cross-die coupling extraction and process variation
- > 3D-stacking thermal analysis
- > 3D PV: DRC/LVS/3D-stacking check
- > DFT scan scheme for fault detection





Stack STA with cross die process variation



Clock OCV mitigation Increase clock common path by additional clock entry btw Dies





## GUC is Adopting 3Dblox Design Flow

- 3Dblox is a specification of chiplets stacking and connectivity to enable 3D fast prototyping
  - 3Dblox spec (3dbv/3dbx) is defined and fine tuned in early 3D design planning, that verifies the 3D design intent
  - Golden spec to streamline flow integration of P&R, sign-off
- GUC is adopting 3Dblox in 2.5D / 3D chiplet design
  - Synopsys 3DIC Compiler eases adoption of 3Dblox



Design: name: system\_top external: verilog\_file: [system\_top.v] upf\_file: [system\_top.upf] ChipletInst:

u\_logic\_die: u\_logic\_die: master: logic\_die external: verilog\_file: [logic\_die.v] upf\_file: [logic\_die.upf] sdc\_file: ...

u\_memory\_die: master: memory\_die external: verilog\_file: [memory\_die.v] upf\_file: [memory\_die.upf] sdc\_file: ...



### 2.5D/3DIC Implementation with 3Dblox



Synopsys 3DIC Compiler

- 3D Prototyping & Early Verification
  - Cross die bump assignment
  - Early PDN verification
- 3D Assemble & 3D Verification
  - Bump alignment check
  - Path Assertion
  - Synopsys StarRC cross die VIB extraction
- Signoff by using 3Dblox to physical verification and RC extraction



## Synopsys 3DIC Compiler

3D Bump Assignment and Alignment Check

 3Dblox specify regions for bump assignment. It's useful for the partial bump update

 3Dblox path assessment can quickly check cross die bump alignment



 Cross die bump alignment check helps physical and logical verification

#### Power Plan with BTSV Array Structure

- BTSV has OD/PO/NW keep-out spacing, a trade off between power and routability
- Achieve it with considering metal width, bump pitch, BTSV array size



BTSV

#### **Synopsys 3DIC Complier rail analysis**

Leverage in-design Ansys Redhawk\_SC with early PG constrains for quick early IR analysis. It reduces our design iterations.



OD/PC

#### **3D Cross-Die VIB RC Extraction**

- For cross die STA, it needs to consider interface RC parasitic
- Synopsys StarRC support cross-die virtual interface block (VIB) RC extraction
- Synopsys 3DIC Compiler integrate VIB extraction by verifying interface alignment with 3Dblox and generating StarRC VIB configuration

- 3Dblox specify DEF, LEF, LIB, RC files for each die

 GUC used to achieve it with scripting on die stacking and bump alignment, a long development to pipe-clean the flow







Conclusion



- 2.5D/3DIC have become more and more complex. It's essential to have an assembly tool to handle whole design in 3D view.
- Synopsys 3DIC Compiler improves our HBM routing results, simplifies 3DIC stacking, and improves design quality.
- 3Dblox facilitates the specification of 3D design intent, good for data preparation, version control, and easy communication in design hand-off.
- With 3Dblox & Synopsys 3DIC Compiler, we save numerous design iteration, resulting in much shorter time to market.



# THANK YOU

Our Technology, Your Innovation™