

### Enabling Next-Generation Advanced ASICs Using Synopsys high-speed interface IPs

Luke Huang, Marketing GUC



#### **Agenda**

**Synopsys IP Enables High End ASIC**

**Success Stories of Automotive ASIC Collaboration**

**Test Requirements for Automotive IC**

**Trends in Automotive Semiconductors**



### **Agenda**

**Synopsys IP Enables High End ASIC**

### **IP Significance in Modern ASICs**



➢High-speed Interface IPs play a key role in enabling advanced ASICs

- AI / HPC / Automotive / Networking SoC becoming bigger and more complex
	- billion gate count, reticle size (~800mm<sup>2</sup> ), hundreds of IP blocks
- High-speed Interface IP speed/bandwidth doubles each generation – PCIe, USB, DDR/LPDDR, SerDes…
- Key factors: power and area efficiency, backward compatibility, interoperability, IP readiness & robustness
- ➢Automotive grade IP requirement for ADAS and V2X ASIC
	- ISO26262 ASIL
	- $-$  AEC-Q100/104



### **High-Speed SerDes IP**

#### ➢Synopsys 112G SerDes Cosim Result







PHY0\_RX3 DFE eye  $-0.25$  $0.25$ 



#### ➢Synopsys 224G SerDes Evaluation

- Healthy eye opening
- Exceed spec RX performance









### **GUC Spec-in SoC with Synopsys IPs**



#### ➢Full Spec-in design service from Spec to Silicon to Production

– Provide one-stop spec-in service covering architecture optimization, IP solution, IP/subsystem/chip integration/verification, SW service, and system emulation



### **Synopsys IP - AI accelerator example**



GUC The Advanced ASIC Leader

◆ SoC Top-Level design, verification, FPGA, emulation, Firmware, board design, silicon bring-up, and validation

snug

- ◆ CA-55 10-core subsystem
- $\blacktriangleright$  PCIe5 subsystem
- $\blacklozenge$  HBM3 subsystem
- ◆ Chip size : 632mm<sup>2</sup>
- $\triangle$  Power: 400W

➢ SNPS IP Used

• HBM, Thermal sensor, Voltage monitor, Process detector, PVT controller

## **GUC + Synopsys (Total Service Package)**



- ➢IP Configuration based on Customer's spec
	- Complex IP has hundreds of configurations
- ➢Subsystem Integration
	- Integrate the PHY, I/O, controller, system bus, clock, reset, glue logic…etc
	- HBM, DDR/LPDDR, PCIe, USB, HDMI, MIPI…

### ➢Design Verification

- Verify IP subsystem from block level to chip top function
- Synopsys Verification IP (VIP), VCS

### ➢Software & Prototyping

- Driver, Software, FPGA, prototyping
- Synopsys daughter board (PCIe, SATA…)

### ➢Testing & Qualification

- Chip level DFT design and ATE pattern
- Synopsys TestMAX family



#### **Agenda**

#### **Success Stories of Automotive ASIC Collaboration**

### Automotive Product Requirements ISO26262

- What is ISO26262?
- ISO26262 is a functional safety standard for automotive products.
- 4 ASILs (Automotive Safety Integrity Level) establish a risk classification system―based on the probability and acceptability of harm.
- $-$  4 ASILs  $\rightarrow$  A, B, C, and D.
- ASIL A represents the lowest degree. ASIL D represents the highest degree of automotive hazard.
- Systems like airbags, anti-lock brakes, and power steering require an ASIL-D. Failure of these systems pose the highest risk
- Components like rear lights require only an ASIL-A grade. Head lights and brake lights generally would be ASIL-B while cruise control would generally be ASIL-C.





### Automotive Product Requirements AEC-Q100/104

### ➢What is AEC Q100/104 ?

- Qualification criteria covers failure mechanism based stress tests, minimum stress test driven qualification requirements and test conditions for qualifying ICs (Integrated Circuits).
- The idea is to determine devices which can pass the defined stress tests. This provides devices which can offer certain level of quality and reliability in the application.
- AEC Q104 covers stress tests and its qualification requirements based on failure mechanism for Multichip Modules (MCM). It also mentions reference test conditions. Single MCM consists of multiple electronic components in single package enclosure. This document can be applied to MCMs which can be soldered directly to PCB.
- Based on pass/fail criteria, multichip modules are chosen which can provide certain level of reliability and quality in the application.



AEC Q100 defines four temperature grades from 0 to 3. These ranges are based on operating range of ICs.



AEC-Q100 includes 4 temperature grades. (Table: Synopsys)

### **Success Story - ADAS Example**



#### ➢ **CPUs**

- Cortex A35 (1.57GHz)
- Cortex M7 (785MHz)
	- $\triangleright$  Enable dual lock step
- Cortex M33 (131MHz)
	- $\triangleright$  Design for dual core lock step

#### ➢ **Reliability for Design**

- Manual Coding for SM
	- ➢ ECC for SRAM
	- $\triangleright$  ECC & parity check for bus
	- $\triangleright$  Bus monitor
	- ➢ Clock monitor
- SM inserted by Synthesis tools
	- ➢ TMR/DMR inserted
	- ➢ Failsafe FSM coding
	- ➢ ECC/EDC & parity inserted

#### ➢ **Function safety island**

- Self test by CM33
	- ➢ LBIST/MBIST for CPU & TOP
- Safety monitor & management



### **DFT Approach for Low DPPM**





### **DFM Approach for Reliability**



➢DFM Technology for TSMC process nodes



**V : General Product**

**V : Automotive Product**

### **Mission Profile & Sign-off Reliability**



#### ➢Aging Effect

- Re-K aging timing library to guard-band the digital circuit design timing in setup critical corner
- Add aging mismatch OCV to consider clock variation



### **Safety Mechanism Handoff (for Implementation)**



➢SM spec handoff for DFT design and physical implementation

- SSF (Safety Specification Format)
- ➢Implementation results output for ISO26262 report (work product) reference
	- Safety status report, DFT test coverage, …



#### **Safety Mechanism Aware Implementation Flow GUC Snug** The Advanced ASIC Leader

#### ➢Follow SSF to implement, maintain, and verify Safety Mechanism





**The modular redundancy (TMR)** h identified register is replaced by 3 registers its voting logic, output is self-corrected



**Dual modular redundancy (DMR)**

Each identified register is replaced by 2 registers with error detection

#### **Dual Core Lock Step (DCLS)**

DCLS improves system reliability by running two identical logic cores in parallel and parses their outputs through a comparator logic







#### **DCLS Routing Separation**



### **Safety Mechanism Design Analysis**



#### ➢FuSa Analysis

- Soft error analysis using Spyglass
- Static analysis ensures minimum impact design schedule and efficient design improvement
- SPFM (Single Point Fault Metric) report
- ➢Clock Domain Synchronization Assurance
	- Find combinatorial paths that are crossing clock domains without synchronization
	- Generates report for all paths that user can then use to synchronize the path
- ➢Constraint Checking
	- Check constraints prior to RTL synthesis
	- Check constraints syntax and for timing constraints applied to non-existent or invalid types of arguments/objects





### **Agenda**

**Test Requirements for Automotive IC**

### **Test Requirements for Automotive IC**



➢In-System test is important for Automotive and Safety-critical applications

➢Logic BIST and SRAM BIST are often leveraged for system BIST design purposes







### **In-System Test Challenges**



➢LBIST/MBIST in safety function scenarios decision: Power on, In system, …

- ➢Safety target to meet : Test coverage, system test time for each safety function scenarios
- ➢Various Test architectures and Access interface selection
	- star/ring/hierarchical, JTAG/Smart/AIT/APB
- ➢Tradeoff between test time, test coverage and power



Various architectures and access interfaces Conflict between test time, test coverage, power



➢ Need a systematic method to implement system BIST

### **Prioritize Test Structure**



➢Determine Priority (test time, test coverage, power) for each System test scenario



➢Power-aware DFT plan (consider power consumption for each test scenario)

– Lower the power by grouping, serial test, limiting parallel test objects





### **Power-On Test**



#### **LBIST Implementation Decision for Test Time/Coverage/Power**

- ➢Priority of Power-On test scenario
	- Test time first, test coverage with low bound criteria, toggle for power consideration
- $\triangleright$  Budget for pattern number
	- Base on test time spec to define each block pattern number budget (under 25K)
- ➢Optimization for test coverage criteria
	- By re-seed searching, determine the sufficiency seed# which meet coverage criteria
- $\triangleright$  Optimization for toggle
	- By different toggle constraint trail, determine the best toggle which meets coverage criteria



#### Optimization for toggle



### **In-System, Power-Off Test**



#### **LBIST Implementation Decision for Test Time/Coverage/Power**

- ➢Priority of In-System/Power-Off test scenario
	- Test coverage first, toggle for power consideration, more test time budget
- ➢Budget for pattern number
	- Base on test time spec to define each block pattern number budget (under 100K)
- ➢Constraint toggle target
	- Refer Power-On test toggle result as constraint
- ➢Optimization for test coverage criteria
	- By re-seed searching, come out the sufficiency seed# with best coverage



### **LBIST Results**



➢Optimization for test coverage under budgetary pattern number and toggle target

- The toggle target is 30% for stuck-at and transition test
- Improve test coverage by re-seed searching
	- Maximum seed numbers may not get better test coverage under budgetary pattern number



![](_page_26_Picture_0.jpeg)

### **Agenda**

**Trends in Automotive Semiconductors**

### **Chiplets for Automotive Semiconductor**

- $\triangleright$  Industry is moving to ADAS level 3 and 4
	- High performance computing required
	- High memory bandwidth required
	- Large die area (cost and yield)
	- High power consumption
	- Scalability and flexibility
- ➢Automotive Semiconductor are following HPC trends of embracing chiplets and HBM for PPA
	- Die partition for optimal chip size/yield and system scalability/flexibility
	- UCIe standard for chiplet interoperability
	- HBM for high memory bandwidth requirement
	- Advanced packaging (CoWoS) for minimum link power consumption

![](_page_27_Figure_12.jpeg)

#### LEVELS OF DRIVING AUTOMATION

![](_page_27_Figure_14.jpeg)

GU The Advanced ASIC Leader

### **Chiplet for Automotive Semiconductor**

![](_page_28_Picture_1.jpeg)

- ➢European Automakers are planning ADAS chiplet platforms, including center communication chiplet, CPU, ML accelerator, and HBM3
- ➢Japanese Automakers have formed semiconductor research group ASRA (Advanced SoC Research for Automotive) to provide cutting-edge technologies to next generation vehicles including combining different semiconductor types in the SoC design, to achieve advanced computing power with safety and reliability.

![](_page_28_Figure_4.jpeg)

![](_page_28_Figure_5.jpeg)

### **GUC Advanced Package Technology (APT)**

![](_page_29_Picture_1.jpeg)

![](_page_29_Figure_2.jpeg)

### **Summary**

![](_page_30_Picture_1.jpeg)

➢Synopsys provides a wide portfolio of high quality IP's to enable the design of high end SoC's for AI, HPC, Networking, and ADAS applications.

- ➢GUC services include IP, FE design, System level design, SoC testing and production, using TSMC's advanced process and packaging technologies.
- ➢2.5D/3D chiplet is a trend for ADAS level 3 and above. GUC partners with Synopsys to provide customers with high performance, reliable SoC's.

![](_page_30_Figure_5.jpeg)

![](_page_31_Picture_0.jpeg)

# THANK YOU

Our Technology, Your Innovation<sup>™</sup>

SNUG TAIWAN 2024 32