

Enabling Next-Generation Advanced ASICs Using Synopsys high-speed interface IPs

Luke Huang, Marketing GUC



Agenda

Synopsys IP Enables High End ASIC

Success Stories of Automotive ASIC Collaboration

Test Requirements for Automotive IC

Trends in Automotive Semiconductors



Agenda

Synopsys IP Enables High End ASIC

Success Stories of Automotive ASIC Collaboration

Test Requirements for Automotive IC


Trends in Automotive Semiconductors

IP Significance in Modern ASICs



High-speed Interface IPs play a key role in enabling advanced ASICs


- AI / HPC / Automotive / Networking SoC becoming bigger and more complex
 - billion gate count, reticle size (~800mm²), hundreds of IP blocks
- High-speed Interface IP speed/bandwidth doubles each generation
 PCIe, USB, DDR/LPDDR, SerDes...
- Key factors: power and area efficiency, backward compatibility, interoperability, IP readiness & robustness
- ➤Automotive grade IP requirement for ADAS and V2X ASIC
 - ISO26262 ASIL
 - AEC-Q100/104





5


High-Speed SerDes IP

Synopsys 112G SerDes Cosim Result










	Calculate BER Result	SPEC
PHY0_TX0_SScorner	1.785708E-06	
PHY0_RX0_SScorner	1.785708E-06	
PHY0_TX3_SScorner	1.785708E-06	<1.000E-05
PHY0_RX3_SScorner	1.785708E-06	


≻Synopsys 224G SerDes Evaluation

- Healthy eye opening
- Exceed spec RX performance









GUC Spec-in SoC with Synopsys IPs




Full Spec-in design service from Spec to Silicon to Production

Provide one-stop spec-in service covering architecture optimization, IP solution, IP/subsystem/chip integration/verification, SW service, and system emulation

	Application	Process	Key features	Logic Gates	Technical highlights
1	AI Datacenter	5FF	CA55x10, Customer Octa Al engines PCIe5, HBM3, Thermal sensor, Voltage monitor, Process detector, PVT	~5000M	AI performance Complex PCIe5 bifurcation, HBM3 sub- system
2	AI AR/VR	7FF	CM55, CU55, MIPI, Customer AI engine	~13M	MIPI TX/RX SS
3	Networking	12FFC	CA53x4, DDR4, PCIe3, SATA3, Ethernet, USB2	~35M	5G networking bus matrix bandwidth optimization
4	AI Data Center	12FFC	Customer Al engine, PCIe4	~1000M	AI engine performance Complex HS IPSS
5	8K Camera	12FFC	CA35x4, CA5, Crypto, PCIe3, HDMI2.0, DP1.4, DSI, MPHY, LPDDR4x, customer ISP	~160M	Critical bus timing DDR access efficiency Complex HS IPSS
6	8K Camera	12FFC	CA35x4/x1, Crypto, PCIe3, LPDDR4x, customer ISP	~80M	Critical bus timing DDR access efficiency
7	Automotive	16FFC	Customer engine, ADC MIPI, SerDes, LBIST	~30M	High speed ADC LBIST in automotive
8	HBM2/CoWoS	16FF+	CA72x2, HBM2, PCIe4	~50M	HBM, CA72 performance CoWoS flow
9	AI Vision	28HPC+	Customer Al engine, CA5, H264, PCIe3, DSI/CSI	~85M	DDR access efficiency Bus matrix optimization

Synopsys IP - Al accelerator example



GUC The Advanced ASIC Leader

- SoC Top-Level design, verification, FPGA, emulation, Firmware, board design, silicon bring-up, and validation
- ♦ CA-55 10-core subsystem
- ♦ PCle5 subsystem
- ♦ HBM3 subsystem
- ♦ Chip size : 632mm²
- ◆ Power : 400W

SNPS IP Used

• HBM, Thermal sensor, Voltage monitor, Process detector, PVT controller

GUC + Synopsys (Total Service Package)



- ➤IP Configuration based on Customer's spec
 - Complex IP has hundreds of configurations
- Subsystem Integration
 - Integrate the PHY, I/O, controller, system bus, clock, reset, glue logic...etc
 - HBM, DDR/LPDDR, PCIe, USB, HDMI, MIPI...
- Design Verification
 - Verify IP subsystem from block level to chip top function
 - Synopsys Verification IP (VIP), VCS
- Software & Prototyping
 - Driver, Software, FPGA, prototyping
 - Synopsys daughter board (PCIe, SATA...)

➤Testing & Qualification

- Chip level DFT design and ATE pattern
- Synopsys TestMAX family



Agenda

Synopsys IP Enables High End ASIC

Success Stories of Automotive ASIC Collaboration


Test Requirements for Automotive IC

Trends in Automotive Semiconductors

Automotive Product Requirements ISO26262

- -What is ISO26262?
- ISO26262 is a functional safety standard for automotive products.
- 4 ASILs (Automotive Safety Integrity Level) establish a risk classification system—based on the probability and acceptability of harm.
- 4 ASILs → A, B, C, and D.
- ASIL A represents the lowest degree.
 ASIL D represents the highest degree of automotive hazard.

- Systems like airbags, anti-lock brakes, and power steering require an ASIL-D. Failure of these systems pose the highest risk
- Components like rear lights require only an ASIL-A grade. Head lights and brake lights generally would be ASIL-B while cruise control would generally be ASIL-C.





Automotive Product Requirements AEC-Q100/104

>What is AEC Q100/104 ?

- Qualification criteria covers failure mechanism based stress tests, minimum stress test driven qualification requirements and test conditions for qualifying ICs (Integrated Circuits).
- The idea is to determine devices which can pass the defined stress tests. This provides devices which can offer certain level of quality and reliability in the application.
- AEC Q104 covers stress tests and its qualification requirements based on failure mechanism for Multichip Modules (MCM). It also mentions reference test conditions. Single MCM consists of multiple electronic components in single package enclosure. This document can be applied to MCMs which can be soldered directly to PCB.
- Based on pass/fail criteria, multichip modules are chosen which can provide certain level of reliability and quality in the application.



AEC Q100 defines four temperature grades from 0 to 3. These ranges are based on operating range of ICs.

Grade	Ambient operating temperature range
0	- 40°C to +150°C
1	- 40°C to +125°C
2	- 40°C to +105°C
3	- 40°C to +85°C

AEC-Q100 includes 4 temperature grades. (Table: Synopsys)

Success Story - ADAS Example



CPUs


- Cortex A35 (1.57GHz)
- Cortex M7 (785MHz)
 - Enable dual lock step
- Cortex M33 (131MHz)
 - Design for dual core lock step

Reliability for Design

- Manual Coding for SM
 - ECC for SRAM
 - ECC & parity check for bus
 - > Bus monitor
 - Clock monitor
- SM inserted by Synthesis tools
 - TMR/DMR inserted
 - Failsafe FSM coding
 - ECC/EDC & parity inserted

Function safety island

- Self test by CM33
 - LBIST/MBIST for CPU & TOP
- Safety monitor & management



DFT Approach for Low DPPM



	General Product	Automotive Product	Note
Digital	 SAF > 98.5% Transition > 80% 	 SAF > 99% ⁽¹⁾ Transition > 85% ⁽²⁾ Pseudo Stuck-at IDDQ fault > 80% ⁽³⁾ Small Delay (Optional) Bridge (Optional) 	 [AEC_Q100 Standard] 1. SAF > 98% (97% if IDDQ is included) 2. Transition > 80% 3. Pseudo Stuck-at IDDQ fault > 70%
SRAM	 March 68N Checkerboard & Inverse background data Physical mapping 	 March 68N Checkerboard & Inverse background data Physical mapping 	Automotive qualified memory IP is required
ROM	 ReadOnly 2N 	 ReadOnly 2N 	Automotive qualified memory IP is required
Analog	 Functionality check Specification check 	 Functionality check Specification check Increase analog testability ⁽¹⁾ Analog test modes built in ⁽²⁾ Analog BIST ⁽³⁾ 	 Internal reference voltage monitor Analog bias tuning setting to touch performance boundary Analog loop back

DFM Approach for Reliability



DFM Technology for TSMC process nodes

DFM Technology	40LP 40G	28HPM 28HPC+	16FF+ 16FFC	12FFC	7FF	5FF	3FF (roadmap)
Dummy Fill Insertion	V	V	V	V	V	V	V
LDE Consideration	V	V	V	V	V	V	V
Process Control Pattern (TCD / ICOVL)	V	V	V	V	V	V	V
DFM via	V	V	V	V	V	V	V
Extended Physical Rule Check	V	-	V	V	V	V	V
Tightened EM Specifications	V	V	V	V	V	V	V

V: General Product


V : Automotive Product

Mission Profile & Sign-off Reliability



≻Aging Effect

- Re-K aging timing library to guard-band the digital circuit design timing in setup critical corner
- Add aging mismatch OCV to consider clock variation




Safety Mechanism Handoff (for Implementation)



SM spec handoff for DFT design and physical implementation

- SSF (Safety Specification Format)
- >Implementation results output for ISO26262 report (work product) reference
 - Safety status report, DFT test coverage, ...



Safety Mechanism Aware Implementation Flow GUC

Follow SSF to implement, maintain, and verify Safety Mechanism

Safety Mechanism	Synopsys EDA	Flow Enable Feature	
Safety Register (TMR, DMR)	V (FC)	Synthesis – Voter logic synthesis P&R – Radial distance separation; TMR well, rail separation; TAP cell isolation	
Verification	V (Formality, ICV)	Logic verification – Formal EQ check Physical verification – Independent FFI check	1
Dual Core Lock Step (DCLS)	V (FC)	Core place separation CTS-aware clustering of FFs Routing separation	á
Redundant Via Insertion (RVI)	V (FC)	RVI-aware routing	




Triple modular redundancy (TMR) Each identified register is replaced by 3 registers and its voting logic, output is self-corrected




Dual modular redundancy (DMR) Each identified register is replaced by 2 registers with error detection

Dual Core Lock Step (DCLS)


DCLS improves system reliability by running two identical logic cores in parallel and parses their outputs through a comparator logic







DCLS Routing Separation



Safety Mechanism Design Analysis



➢ FuSa Analysis

- Soft error analysis using Spyglass
- Static analysis ensures minimum impact design schedule and efficient design improvement
- SPFM (Single Point Fault Metric) report
- Clock Domain Synchronization Assurance
 - Find combinatorial paths that are crossing clock domains without synchronization
 - Generates report for all paths that user can then use to synchronize the path
- Constraint Checking
 - Check constraints prior to RTL synthesis
 - Check constraints syntax and for timing constraints applied to non-existent or invalid types of arguments/objects

	2	_			SpyGlass Explorer: to					• - • ×
	🖻 🧕		🐴 🕜	U U	P 🕑					
	Elle Edit	⊻iew	Tools Help	Design Setup	Goal Setup Analyze F					
	Run Goal: fusa		• In	cremental Mode	➢ 10 MS 10 IS T W	laiver 🔝 Design			Chair Manual	
	8 - T messenger_cli	Instance k gen	- 3	odule messenger	_clk_gen (1	Help Viewer	08
				AUTOARG/ // Outputs					Goal : fusa_analy	sis
			G. 7	axi_clock, ah apbdbg pclk,	b_clock, apb_clock, ca35_fc ca35dbg pclk, ca35rdbg pclk	<pre>clk, ca35r_fclk, cm7_ k, axi ecc clk,</pre>	felk,		Description:	
	D u_clkdiv4		- <u>1</u> 8	axi_nen_aclk,	calfdbg_pclk, calfrdbg_pclk axi_rom_aclk, ahb_ecc_clk, ahb_dma_hclk, axi_bus_aclk	ahb nen holk,	helk			
	D u_cikdiv6 D u_cikdiv8 D u_cikdiv12 U_cikdiv24 D u_buscikec D u_prebusci		10	gic_aclk, apb	brg_pclk, wdt_pclk, tmr_pcl xi_dma0_pclk, axi_dma1_pclk	k, dtmr_polk, uart_p	clk,			
	U_clkdiv24	dge	12	syst clk, uar	t clk, uart1 clk, tm clk, v	wdt clk, ca35 aclken,	_CIK,			
			14	stclk_clkedge	a35dbg_pclken, ca35rdbg_pcl , ahb_bus_clken, apb_bus_cl	lken, ahb mem clken,				
	 u_ca35_fcl u_aclk_mu 	ik_mux x00	15	ahb_ecc_clkes pll0 lock i,	, axi_mem_clken, axi_ecc_cl	.ken, bus_clkedge,				
7	u_ack_mu u_ack_mu	x01 x1	17	// Inouts	AVSS1. AVSS2. DVDD1. DVDD2	DV581. DV582.				
File Setup Report Tools Preference	* • u_hck_mu * • u_hck_mu * • u_hck_mu	x00 x01	19 20	// Inputs	scl_clk_i, por_rst_n, div_r					
🕑 🛃 🗁 । 🏠 🔤 🖏 👸	u_hcik_mu u_pcik_mu	041 04	- 21	hreset n, pre	set n, clknux sel o, clkqat	ted0 o, clkgated1 o,	sec_n,			
	· · · ·		traints	enger_cik_gen.sv	10 ms o, pll0 fr o, pll0 mu	ix o, plio en o,				
	la la			-	% = 0					
PHICE RST_GEN (RST_GEN_1)	Group By: Goal by	Rule	Message	🖬 A 🖬	M 🔤 U	File Line	1	Comment		
u_clk_gen (messenger_clk_gen	🗈 🗅 Message Tree	(Total: 19, Displa				rie Line		Comment		
	Design Real Design Re									
	g B 1 Info_Dt	DebugData (1) : F	Report dit debug data (sc (2) : Diagnostic Covera	hematic and excel she	et).					
	🖾 🗎 🖨 🖾	nerated reports (1) : Provides report locat jation (5) : Soft Error Rep	on for dt-rules						
		Waiver Tree	papon (5) : Solt Error Kep	orang for circuit.						
					ter and the second s		-			
	AVSS1 AVSS2		X_UART_CTSn X_UART_DCDn	- SY	NOPSYS_UNCONNECTED_1 - S' NOPSYS_UNCONNECTED_10 - S'	YNOPSYS_UNCONNECTED_	29 SYNOPSYS_UNCONN	ECTED_46		
	DVDD1		X_UART_DSRn	- SY	NOPSYS_UNCONNECTED_10 + 5 NOPSYS_UNCONNECTED_11 + 5 NOPSYS_UNCONNECTED_12 + 5	YNOPSYS_UNCONNECTED	3 SYNOPSYS_UNCONN	ECTED_48		
	DV551		X UART RI	- SY	NOPSYS UNCONNECTED 13 - T ST	YNOPSYS UNCONNECTED	31 - SYNOPSYS UNCONN	ECTED 5		
	p DVSS2		X UART RTSn	_1* sv	NOPSYS UNCONNECTED 14 -1 ST	YNOPSYS UNCONNECTED	32 - SYNOPSYS LINCONN			
							C			
	X_GPIO[15:0] X_GPOMODE[15:0]		u Hele				SoftEr	rorBrowser:M	ESSENGE	
		File Viev	v <u>H</u> elp It Fault Metric Repo	t			SoftEr	rorBrowser:M	ESSENGE	
100 NOV 20 12114143 2023		File View Single Poin	t Fault Metric Repo	t			SoftEr	rorBrowser:M	ESSENGE	
// Command: usage CPU time : 280.77 seconds		File View Single Poin Search 🚽			Safety Critical SPFM Contr	ibution Lambda Reg			ESSENGE	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date		File View Single Poin Search 🚽	Based on color	Module Name	Safety Critical SPFM Contr	0.010000 -	Diagnostic Coverage	Probability	0.00	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if !!string compare	SEXIT AFTER CCD	File View Single Poin Search 🚽	Based on color Based on color the Hierarchy seed read reg Wessage d.	Module Name RTL_FDC RTL_FDC	N 0.01 N 0.01	0.010000 0.010000	Diagnostic Coverage 0.000000 0.000000	Probability 1.000000 1.000000	0.00	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023	SEXIT AFTER CCD	File View Single Poin Search 🚽	t Fault Metric Repo Based on color hee Hierarchy seed read read Wessage d Wessage d	Module Name RTL_FDC RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE	N 0.01 N 0.01 N 0.01 N 0.01 N 0.01	0.010000 0.010000 0.010000 0.010000 0.010000	Diagnostic Coverage 0.000000 0.000000 0.000000 0.000000 0.000000	Probability 1.000000 1.000000 1.000000 1.000000 1.000000	0.00	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if !!string compare	SEXIT AFTER CCD	File View Single Poin Search 🚽	t Fault Metric Repo Based on color nee Hierarchy seed read reg Wessage d Wessage d Wessage d	Module Name RTL_FDC RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE	N 0.01 N 0.01 N 0.01 N 0.01 N 0.01 N 0.01	0.010000 0.010000 0.010000 0.010000 0.010000 0.010000	Diagnostic Coverage 0.000000 0.000000 0.000000 0.000000 0.000000	Probability 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000	0.00 0.00 0.00 0.00 0.00 0.00	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if !!string compare	SEXIT AFTER CCD	File View Single Poin Search 🚽	t Fault Metric Repo Based on color nee Hierarchy seed read reg Message d Message d Message d Message d Message d Message d	Module Name RTL_FDC RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE	N 001 N 001 N 001 N 001 N 001 N 001 N 001 N 001 N 001	0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000	Diagnostic Coverage 0.000000 0.000000 0.000000 0.000000 0.000000	Probability 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000	0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	t Fault Metric Repo Based on color nee Hierarchy seed read reg Wessage d Wessage d Wessage d Wessage d Wessage d Wessage d Wessage d Wessage d	Module Name RTL_FDC RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE	N 0.01	0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000	Diagnostic Coverage 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000	Probability 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000	0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	t Fault Metric Repo Based on color ce Hierarchy seed read reg Message d Wessage d Wessage d Wessage d Wessage d Wessage d	Module Name RTL_FDC RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE	N 0.01	0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000	Diagnostic Coverage 0.000000 0.000000 0.000000 0.000000 0.000000	Probability 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000	0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	t Fault Metric Report Based on color nee Hierarchy seed read rego Message d. Message d.	Module Name NTE-FDC RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE RTL_FDCE	N 0.01	0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000	Diagnostic Coverage 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000	Probability 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000	0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	t Fault Metric Repo Based on color ce Hierarchy and owned the sage d Wessage d	Module Name NTL-TOC RTL-FOCE RTL-FOCE RTL-FOCE RTL-FOCE RTL-FOCE RTL-FOCE RTL-FOCE RTL-FOCE RTL-FOCE RTL-FOCE RTL-FOCE RTL-FOCE RTL-FOCE RTL-FOCE RTL-FOCE	V 0.01 N 0.01	0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000 0.010000	Diagnostic Coverage 0 000000	Probability 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000	0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	L Fault Metric Repo Based on color ce Hierarchy second read Message d. Message d.	Module Name THT_FDC RTL_FDCE	Image: Control of the second	0.110000 0.110000 0.110000 0.110000 0.110000 0.110000 0.110000 0.110000 0.110000 0.0110000 0.0110000 0.0110000 0.0110000 0.0110000 0.0110000	Diagnostic Coverage 0 00000 0 0000 0 0000 0 00000 0 00000 0 00000 0 00	Probability 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000 1.000000	0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	L Fault Metric Repo Based on color ce Hierarchy and write and read read read (Wessage d. Wressage d.	Module Name NTE_FDC RTL_FDCE RTL_	N 0.01	Control C	Disgnostic Coverage 0.000000	Probability 1.0000000 1.0000000 1.00000000 1.000000000 1.0000000 1.000	0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	L EQUIT Metric Roppo Based on color cce Hierarchy — seed read reg Message d. – Wessage d.	Module Name With Torce RTL FDCE RTL FDCE	Image: Control of Con	0.110000 0.110000	Diagnosis Coverage 0.000000	Probability 1.0000000 1.0000000 1.00000000 1.000000 1.0000000 1.000000000 1.0000000000	0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	L Eduit Metric Repo Based on color ce Hierarchy - seed read reg Message d. - Wessage d.	Module Name NIT EPOC RTL FDCC RTL	Image: Control of the second	Control C	Diagnostic Coverage 0 00000 0 0000 0 00000 0 00000 0 00000 0 00000 0 00000 0 00000 0 00000 0 0	Probability 1.000000 1000000 1000000 1000000 1000000 1000000	0.00 0.00	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	I ETUIT Metric Repo Based on color tee Hierarchy seed read reg Wessage d Wessage d Wes	Module Name Internot RTL FDCE RTL FDCE	Image: Control of the second	Control C	Diagnostic Coverage 0 00000 0 00000 0 00000 0 000000 0 000000	Probability 10000000		
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	L EQUIT Metric Repo Based on color ce Hierarchy - seed, read reg Wessage d. - Wessage d.	Module Name NTT - DCC RTL - PDCE RTL -	N 0.01	Control C	Diagnostic Coverage 0.000000	Probability 1000000 1000000 1000000 1000000 1000000	0 000 0 0000 0 0000 0 0000 0 0000 0 0000 0 0000 0 0000 0 00000	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	L Eduit Metric Repo Based on color ce Hierarchy - seed, read reg Wessage d. - Wessage d.	Module Name This Poc RTL FOC RTL FOC RTL FOC RTL POC RTL POC RTL POCE RTL POCE	Image: Control of the second	Control C	Diagnosiic Coverage 0 000000	Probability 1000000 1000000 1000000 1000000 1000000	0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0	
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	LE DUE Metric Repo Based on color res Hierarchy Message d. Wessage d.	Module Name mr. roc RTL FOC RTL FOC	Image: Control of the second	Control C	Diagnostic Coverage 0 00000 0 0000 0 00000 0 00000 0 00000 0 00000 0 00000 0 00000 0 00000 0 0	Probability 1000000		
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	L ECUIT Metric Repo Based on color The Hierarchy - seed read reg Wessage d. - Wessage d.	Module Name The Tock RTL FOC RTL FOC RTL FOC RTL FOC RTL FOC RTL FOC RTL FOC RTL FOC RTL FOCE RTL FOCE R	N 0.01	C 0.110000 C	Diagnostic Coverage 0.000000	Probability 10000000 10000000 10000000 10000000 1000000 1000000 1000		
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	L EQUIT Metric Repo Based on color ce Hierarchy - seed, read reg Wessage d. - Wessage d.	Module Name The Tock RTL FOC RTL FOC	N 0.01	Control C	Diagnostic Coverage 0.000000	Probability 10000000 10000000 10000000 10000000 1000000 1000000 1000		
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	LE DUE Metric Repo Based on color rose Hierarchy Message d. Wessage d.	Module Name Thr. FOC RTL. FOC RTL. FOC RTL. FOC RTL. FOC RTL. FOC RTL. FOC RTL. FOC RTL. FOCE RTL. F	Image: Control of the second	Control C	Diagnostic Coverage 0 000000	Probability Probability D00000 100000		
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	LE DUE Metric Repo Based on color tose Hierarchy seed read reg Wessage d Wessage d Wes	Module Name This Pock RTL FOC RTL FO	Image: Control of the second	Control C	Diagnostic Coverage 0 00000 0	Probability 10000000		
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	I Eduit Metric Repo Based on color ce Hierarchy - seed read reg Wessage d. - Wessage d. - Wessag	Module Name The Tock RTL FOC RTL FOC	N 0.01	Control C	Diagnosis Coverage 0.000000 0	Probability >vivococc 1.0000000 1.000000 1.000000 1.000000 1.000000 1.000000 1		
// Command: usage CPU time : 280.77 seconds Memory usage : 5195.85 M bytes // Command: date Tue Nov 28 12:14:43 2023 // Command: if ![string compare // echo *Finish Time //)	SEXIT AFTER CCD	File View Single Poin Search 🚽	LE DUE Metric Repo Based on color tose Hierarchy seed read reg Wessage d Wessage d Wes	Module Name The Torce RTL FDC RTL FD	Image: Control of the second	Control C	Diagnostic Coverage 0 00000 0	Probability 10000000		



Agenda

Synopsys IP Enables High End ASIC

Success Stories of Automotive ASIC Collaboration

Test Requirements for Automotive IC


Trends in Automotive Semiconductors


Test Requirements for Automotive IC




> In-System test is important for Automotive and Safety-critical applications

Logic BIST and SRAM BIST are often leveraged for system BIST design purposes








In-System Test Challenges



LBIST/MBIST in safety function scenarios decision: Power on, In system, ...

- > Safety target to meet : Test coverage, system test time for each safety function scenarios
- Various Test architectures and Access interface selection
 - star/ring/hierarchical, JTAG/Smart/AIT/APB
- Tradeoff between test time, test coverage and power



Target Impact	Test time	Test coverage	Power (IR)
Test time		1	1
Test coverage	X		N
Power	1	1	


Conflict between test time, test coverage, power

Need a systematic method to implement system BIST

Prioritize Test Structure




>Determine Priority (test time, test coverage, power) for each System test scenario



>Power-aware DFT plan (consider power consumption for each test scenario)

- Lower the power by grouping, serial test, limiting parallel test objects

	Power-On Test	In-System Test	Power-Off Test
MBIST	5 groups, 4 rings in each group Test in serial by each group	Under 58 BIST processor active at the same time	Under 58 BIST processor active at the same time
XLBIST	6 groups, 12 LBIST in each group Test in serial by each group	Under 12 LBIST controller active at the same time	Under 12 LBIST controller active at the same time




Power-On Test




LBIST Implementation Decision for Test Time/Coverage/Power

- Priority of Power-On test scenario
 - Test time first, test coverage with low bound criteria, toggle for power consideration
- Budget for pattern number
 - Base on test time spec to define each block pattern number budget (under 25K)
- > Optimization for test coverage criteria
 - By re-seed searching, determine the sufficiency seed# which meet coverage criteria
- ➢ Optimization for toggle
 - By different toggle constraint trail, determine the best toggle which meets coverage criteria



Optimization for toggle




In-System, Power-Off Test



LBIST Implementation Decision for Test Time/Coverage/Power

- Priority of In-System/Power-Off test scenario
 - Test coverage first, toggle for power consideration, more test time budget
- Budget for pattern number
 - Base on test time spec to define each block pattern number budget (under 100K)
- Constraint toggle target
 - Refer Power-On test toggle result as constraint
- > Optimization for test coverage criteria
 - By re-seed searching, come out the sufficiency seed# with best coverage



LBIST Results



>Optimization for test coverage under budgetary pattern number and toggle target

- The toggle target is 30% for stuck-at and transition test
- Improve test coverage by re-seed searching
 - Maximum seed numbers may not get better test coverage under budgetary pattern number

		Power-On Test			In-System, Power Off Test			
	Block	# of Pattern	# of Seed	Coverage	# of Pattern	# of Seed		
Stuck-at	Block-1	25k	5	96.41%	100k	20	97.66%	
	Block-2	35k	10	96.92%	100k	25	97.62%	
	Block-3	35k	10	93.95%	100k	20	94.90%	
Transition	Block-1	100k	12	86.72%	500k	25	91.98%	
	Block-2	120k	15	87.53%	500k	25	91.85%	
	Block-3	120k	15	84.19%	500k	25	91.40%	



Agenda


Synopsys IP Enables High End ASIC

Success Stories of Automotive ASIC Collaboration


Test Requirements for Automotive IC

Trends in Automotive Semiconductors

Chiplets for Automotive Semiconductor




- High performance computing required
- High memory bandwidth required
- Large die area (cost and yield)
- High power consumption
- Scalability and flexibility
- Automotive Semiconductor are following HPC trends of embracing chiplets and HBM for PPA
 - Die partition for optimal chip size/yield and system scalability/flexibility
 - UCIe standard for chiplet interoperability
 - HBM for high memory bandwidth requirement
 - Advanced packaging (CoWoS) for minimum link power consumption



The Advanced ASIC Leader

LEVELS OF DRIVING AUTOMATION





Chiplet for Automotive Semiconductor



European Automakers are planning ADAS chiplet platforms, including center communication chiplet, CPU, ML accelerator, and HBM3

Japanese Automakers have formed semiconductor research group ASRA (Advanced SoC Research for Automotive) to provide cutting-edge technologies to next generation vehicles including combining different semiconductor types in the SoC design, to achieve advanced computing power with safety and reliability.





GUC **GUC Advanced Package Technology (APT)** snug The Advanced ASIC Leader **SolC-WoW Flow CoWoS-L Flow CoWoS-S Flow CoWoS-R Flow** Hybrid-bump Planning Cross-die STA signoff Local Silicon Interconnect Interposer design 7.2G 3D stack PV Multi-die IR & 3D stack PV eDTC insertion eDTC insertion Multi-die IR Thermal analysis 3D stack PV & Multi-die IR 3D stack PV & Multi-die IR 2021 2022 2023 SolC-WoW TPO SolC-WoW w/ DTC TPO TK1 pilot • TK1 pilot Ball Bottom Die: N7 SoC Bottom Die: N28 SoC Substrate **Top Die: N7 Cache Memory Top Die: CL013 DTC** Top Die C013DTC • 3D hierarchical low power design SRAM Die DTC IR drop 20% \rightarrow 14.7% for • CTS plan for cross-die OCV DTC De multi-core ramp-up Hybrid bump reduction, MMMC-STA HBC Logic Die

BTSV

Improve Vmin 20mV in ٠ ACSCAN ATE test SoC Die

Bonds HBL_DNY

Bottom Die N28 Logic

critical corner analysis

array macro design

٠


PG TSV #/pitch plan, BTSV

Summary



Synopsys provides a wide portfolio of high quality IP's to enable the design of high end SoC's for AI, HPC, Networking, and ADAS applications.

- GUC services include IP, FE design, System level design, SoC testing and production, using TSMC's advanced process and packaging technologies.
- >2.5D/3D chiplet is a trend for ADAS level 3 and above. GUC partners with Synopsys to provide customers with high performance, reliable SoC's.





THANK YOU

Our Technology, **Your** Innovation[™]