SYNOPSYS

Broadening the Horizon – AI-Driven Digital Design Exploration and Implementation

Donnie Chen R&D Engineering, Sr Director June 2024

CONFIDENTIAL INFORMATION


The information contained in this presentation is the confidential and proprietary information of Synopsys. You are not permitted to disseminate or use any of the information provided to you in this presentation outside of Synopsys without prior written authorization.

IMPORTANT NOTICE

In the event information in this presentation reflects Synopsys' future plans, such plans are as of the date of this presentation and are subject to change. Synopsys is not obligated to update this presentation or develop the products with the features and functionality discussed in this presentation. Additionally, Synopsys' services and products may only be offered and purchased pursuant to an authorized quote and purchase order or a mutually agreed upon written contract with Synopsys.

Industry Trends and Challenges

Design talent is on track to face a shortfall of 35% workers by 2030




Demands Significant Increase in Productivity

3


Synopsys.ai: Industry's First Full-Stack, AI-Driven EDA Suite

Boost productivity for every stage of chip design




Synopsys.ai – Industry's First AI-driven Full EDA Suite

Delivers unmatched productivity & QoR boost



Synopsys.ai Copilot



Key Innovation Areas in Digital Implementation



- · Seamless new node enablement
- Out-of-the-box PPA entitlement and optimized cost efficiency (PPA-C)

HYPERCONVERGENCE

- Fastest design throughput with 100+ core scalability
- Global RTL-to-GDSII convergence with expanded shift-left optimization
- Native advanced signoff, test, and verification fusion

AI / ML-BOOSTED PPA & PRODUCTIVITY


- 2nd generation DSO.ai reinforcement learning engine
- Al-guided dynamic implementation flow
- ML-driven predictive flow and big data analytics

HIGH PERFORMANCE CORE INITIATIVE


- Boundary-less development with ecosystem team
- Targeted technology innovation and accelerated feature deployment

Endless Opportunities for Hyper-Convergent Flow

Single Shell Enabled Technology Movements



AI/ML-Driven Productivity



AI-driven Implementation Platform

Seamless and scalable AI enablement through Fusion Compiler platform



Gen Al


DSO.ai

Design.da

AI / ML Runtime Acceleration Technologies


In-Design DSO.ai

- Learns block-specific behavior at each stage to better configure latter stages
- Dynamically configures sub-flows & engines for next runs & stages




ML-Accelerated Concurrent Legalization and Opt

- ML technique to improve picking candidates or locations for optimization
- Adv rules context-aware probability infrastructure and learning model



ML-Accelerated PrimeTime Delay Calculation

- Machine Learning to reduce delay calculation runtime
 - Leverage pre-defined model to select worst receiver mode
- Same accuracy as standard PrimeTime Delay Calculation



SYNOPSYS°

AI-Driven Acceleration Technologies




Flexible multiple objective reinforcement learning (DAC-2022)

Neural network training inspired coarse placement engine (DAC-2019)



Netlist clustering to speed up reward calculation





Lin et al., DAC 2019


AI-Driven Productivity Enhancement

Copilot

 Knowledge assistance to answer expert questions

What values can I use to define a custom noise immunity curve?


You can specify the type of noise bump, the coefficient to define the curve and the pin/port to which the curve applies, as in this example:



set_noise_immunity_curve -above -low \
 -width 0.0 -height 0.58 -area 0.0064 lib_name/AN2/A


Design Space Exploration

 Al-driven autonomous design optimization



GPU Acceleration

 PPA improvement through placement exploration



Fusion Compiler Copilot


Synopsys.ai Copilot for Next-Level Automation

Generative AI (LLM) Based EDA Assistants

Knowledge Assistant


What values can I use to define a custom noise immunity curve?

You can specify the type of noise bump, the coefficient to define the curve and the pin/port to which the curve applies, as in this example:



set_noise_immunity_curve -above -low \
 -width 0.0 -height 0.58 -area 0.0064 lib_name/AN2/A

Answer expert questions



Summarize results, suggest next steps

Synopsys Confidential Information

Answer Expert Question: App Options

How to control max density for doing cell placement?

I found the following documents related to your question:

- <u>Controlling the Placement Density</u>
- Scherkeite Scherkeite
- Q Resolving and Controlling High Cell Spreading During Congestion Alleviation (?)
- Show More

Based on these documents, here is my response:

To control the maximum density for cell placement, you can use the place.coarse.max_density application option. By setting this option to a specific value between 0 and 1, you can control how densely the tool can place cells in the design.

For example, you can set the maximum density value using the following command:

fc_shell> set_app_options -name place.coarse.max_density -value 0.6

This command will set the maximum density to 0.6, allowing you to control the density of cell placement in the design. Remember that setting a higher value allows cells to clump together more densely, while setting a lower value helps avoid cell clumping.

List all app options related to placement density control

I found the following documents related to your question:

- ☆ place.common.pnet_aware_density Application Option > Examples ?
- ☆ place.common.pnet_aware_density Application Option > Examples ?
- ✤ place.coarse.max_density Application Option ?

Show More

Based on these documents, here is my response:

- place.coarse.auto_density_control
- place.coarse.max_density
- place.coarse.congestion_driven_max_util
- plan.place.auto_max_density
- place.floorplan.density_aware_hard_movebounds

Tcl Script Assistance

How to change color of register cells?

I found the following documents related to your question:

- ★ remove_colors Command > Options and Arguments ??
- ★ remove_colors Command > Options and Arguments ??
- ✤ place.legalize.libcell_based_color_shifting Application Option ?

Show More

Based on these documents, here is my response:

To change the color of register cells, you can use the following script:

gui_change_highlight -remove -all_colors

gui_change_highlight -add -color blue -collection [all_registers]

This script will remove all existing colors and then highlight all register cells in blue.

How to write tcl to traverse all cells?

I found the following documents related to your question:

- Q How Do I Get All the Cells in a Specific Site Row? ?
- □ <u>rpt_cell Overview</u> ?
- III rpt_cell Listing and Output Example ?

Show More

Based on these documents, here is my response:

To traverse all cells in a design using Tcl, you can use the following script:

```
set all_cells [get_flat_cells -hierarchical *]
```

foreach_in_collection cell \$all_cells {
set cell_name [get_attribute \$cell full_name]
Perform actions on each cell here
For example, print the cell name
puts \$cell_name

}

This script first retrieves all cells in the design using the get_flat_cells command and stores them in the all_cells collection. Then, it iterates over each cell in the collection using the foreach_in_collection command, retrieves the full name of the cell, and performs any desired actions on each cell. In this example, it simply prints the name of each cell.

Design Space Exploration

Design Optimization Requires Expert Team of Engineers

Manual Analysis by dedicated expertlevel, experienced team of engineers

- Engineering expertise dependency
- Limited reachable solution space
- Longer time-to-target

Design

Tools

Lower

Smaller

area

Better performance

SYNOPSYS°

Artificial Intelligence Helps the Entire Team Perform Like Experts



Al-driven Autonomous Design Optimization

- Minimal Engineering expertise dependency
- Extended reachable solution space
- Shorter time-to-target

Lower power


Better performance

Smaller

area

Synopsys°


Synopsys DSO.ai — AI-driven Digital Design



World's First Autonomous Design Space Optimization

AI-Driven Design Space Optimization (DSO)


10X productivity compared to traditional, manual exploration



DSO.ai Use Models in the Implementation Flow PPA Push, Project Reuse, Early Feasibility





PPA Push



Project Reuse








- Unmatched PPA with
 Design Space Optimization
- Up to 20% better quality of results
- Learning and reuse on derivative blocks/designs
- 3x reduction in compute resources

- Multiple floorplan configuration exploration
- 5x productivity improvement

SYNOPSYS°


AI in Floorplanning and Placement

- Reinforcement learning placement
- Intelligent agents take actions to maximize the cumulative reward
- Mirhoseini et al. "A graph placement methodology for fast chip design," Nature 2021




Architecture


A scalable distributed system with continuous learning



Hyperparameter Optimization

- Parameters
 - Cell density, utilization, module location, floorplan styles
 - Multi-objective efforts (congestion, timing, power)
- Approaches
 - Grid search, random search, Bayesian optimization






https://en.wikipedia.org/wiki/Hyperparameter_optimization

Reinforcement learning


Specialized RL agents operating at the flow level






Flexible Multiple-Objective Reinforcement Learning for Chip Placement (Source: DAC 2022, MediaTek/Maxeda)

- Fixed-weighted models cannot generate the diversity of placement
- Need flexible multiple-objective reinforcement learning using a single pretrained model









Customers Share Success with Production Deployment

Results from AI Track, SV SNUG 2023 Proceedings, customer engagements



Recent Customer Success with Broad Applications

Results from AI Track, SV SNUG 2024 Proceedings




GPU Power Opt. ~75% Of Full Chip Die-area

Synopsys ARC CPU Migration 60% Timing; 20% Leakage Improvements


GPU Acceleration

Analogy between VLSI Placement and NN Training

• Lin et al., DAC 2019; 10x-50x faster for runtime speedup



 $\min_{\mathbf{w}} \sum \mathrm{WL}(e_i; \mathbf{w}) + \lambda D(\mathbf{w})$ **Forward Propagation** (Compute obj) Neural Net Error Function Network $(e_i, 0)$ $WL(\cdot; \mathbf{w})$ $WL(e_i; \mathbf{w})$ **Backward Propagation** (Compute Gradient $\frac{\partial obj}{\partial w}$)



Train a neural network

SYNOPSYS[®]

Solve a placement


GPU-Accelerated AI-Driven Placement

Expand search space by 15x to 20x with autonomous design space optimization

Core placement has more than 10X speedup.


Design	Tech Node (nm)	Number Of Placeable Standard Cells	Number Of Placeable Hard Macros	CPU-driven Placement 16-Cores x86 CPU	GPU-driven Placement NVIDIA A100 80GB	Comparison
GPU Streaming Multiprocessor	3nm Variable Row Height	1.4M	20	12.5 Minutes	38 secs	20X
Automotive CPU	12nm	2.9M	200	18.7 Minutes	82 secs	14X

- Explore various module placements by autonomous design space optimization.
- GPU-accelerated placement can explore more placement possibilities in the same runtime.
- Initial seed exploration



Placement Exploration

- Source: NVIDIA Technology Blog
- Agnesina et al., ISPD-2023




Seed 1 Center Position

Seed 2 Upper Right Position

Placement Exploration


Seeds

Placement Results



PPA Improvement through Placement Exploration

Achieved Better Timing and Power



Summary


Recap: AI-Driven Productivity Enhancement

Copilot

 Knowledge assistance to answer expert questions

What values can I use to define a custom noise immunity curve?


You can specify the type of noise bump, the coefficient to define the curve and the pin/port to which the curve applies, as in this example:



set_noise_immunity_curve -above -low \
 -width 0.0 -height 0.58 -area 0.0064 lib_name/AN2/A


Design Space Exploration

 Al-driven autonomous design optimization




GPU Acceleration

 PPA improvement through placement exploration



Synopsys – Leading the Era of AI-driven Chip Design





Thank You

Synopsys Confidential Information