

Efficient Verification Strategies to Accelerate Complex SoC Design Validation using ZeBu Emulator

Thavamani Pachiyappan (*thavamani.p@samsung.com*) Samhith Kumar Pottem (*samhith.p@samsung.com*) Sarang Kalbande (*sarang.mk@samsung.com*) Garima Srivastava (*s.garima@samsung.com*) Rakesh Singh (*rakeshprasad.singh@synopsys.com*)

Samsung Semiconductor India Research

Agenda

- Introduction
- Motivation
- Emulation Compilation Flow
- Compilation Challenges
- Optimization Strategies Compile Time
- Run Time Challenges
- Optimization Strategies Run Time
- Conclusion
- Future Scope



Introduction

- Growth in Semiconductor Industry.
- Design complexity of SoCs.















MultiCore CPUs, GPUs, NPUs, DSPs



Introduction (Contd..)

SAMSUNG snug

- Growth in Semiconductor Industry.
- Design complexity of SoCs.
- Challenge to Validate chip on time.
- Ensuring maximum verification coverage with No bug escape.



Introduction - System-Level Verification SAMSUNG snug Overview









Compilation Challenges

- Placement and Routing Issue
- High Compile Time
- Huge Routing Congestion

Resource Utilization Fiv Optimization Minimizing the Balancing the Load COMPILATION **Signal Delays** across FPGA OPTIMIZATION Slices. Optimizing the STRATEGIES **Clock Distribution** Optimizing Interconnects Efficient use of **FPGA** Resources

SNUG INDIA 2024

10

Compilation Optimization Strategies – P&R **SAMSUNG** Stage

Compilation Optimization Strategies – Compile Time



- Specific zFAST attributes and UTF command used
 - For any module with greater than 10000 LUT6, tried remapping so that the total LUT6 after remapping are less than 30% of the total LUT count.

synthesis -advanced_command {Compile:MinLut6ToRemap = 10000}
synthesis -advanced_command {Compile:TargetLUT6Ratio = 0.3}

- Reduced LUT6 with Cost setting using UTF command
 - Without optimization, one of FPGA has gone into PARFF and then it was routing congested with Level 6
 - Looking into CSV file, there was highly connected logic in NoC module
 - Tried using synthesis optimization to spread this logic using lot more LUT with less inputs i.e. reducing the number of LUT5 and LUT6 compared to other types of LUT

optimization -lut cost { 1 1 1 5 6} -module {*noc*} -regex

Compilation went through without PARFF and no congestion – Saved overall compile time as well





BEFORE OPTIMIZATION

ZCORE	REG	LUT	RAMLUT	LUT6	MUXCY	BRAM	URAM	DSP	LUT (w/o	10		REG	LUT	RAMLUT	LUT6	MUXCY	BRAM	URAM	DSP	LUT (w/o	10
									weighting)											weighting)	
Part_0	5,806K	16M	0	3,694K	8,102	2,136	150	3,437	16M	14938	Part A	7 95.8K	17M	0	3 989K	8 5 7 6	3 753	0	2 5 7 9	17M	17121
Part 1	5 223K	15M	0	3 4 3 2 K	8 4 7 7	3 660	455	44	15M	13579	Tall_U	7,550K	17111	0	J,JUJK	0,570	5,155	0	2,313	17191	1/121
runc_r	5,22510	13101	Ŭ	J, IJER	0,111	5,000	100	•••	15101	10070	Part 1	6 586K	9.611K	0	2 721K	8 1 5 0	3 851	0	0	9.611K	26841
Part_2	6,625K	9,649K	0	2,698K	8,150	2,769	244	0	9,649K	25198	Tant_1	0,000K	3,011K	0	<i>2,12</i> IK	0,150	5,051	0	0	5,011K	20041
Part_3	6,317K	13M	0	3,115K	8,480	2,505	140	323	13M	16285	Part_2	6,264K	19M	0	4,443K	8,865	6,638	0	44	19M	7085
Part_4	4,989K	15M	0	3,409K	8,477	4,205	303	36	15M	6627	Part_3	7,129K	21M	0	5,101K	8,782	6,000	0	1,217	21M	9037

Emulation Performance and Partition Efficiency



Run Time Challenges

➢ Performance Drop

- Inter-connectivity between the blocks
- Clocking
- Data Paths

As a result, the emulator driver clock frequency is very low.

Run Time Debug Analysis

Run Time Optimization Strategies



- Make a base compile with general optimization switches
- Analyze the Inter Module/Inter FPGA connectivity
- Clock Cone Analysis
 ➢Overhead of doing clock localization
 ➢Elements in clock cone/Reset cone
 ➢Unique clock groups as identified by the compiler
- Analyze zTIME report to check critical clock/data paths
- Enable optimizations incrementally (cluster constraints, winding path, data localization)

Iterate over above steps

Run Time Optimization Strategies – Performance Improvement



- Need to improve and Optimizing driver clock frequency in the Zebu emulator
- Analysis of Fetch Mode enabled and Disabled feature has also been explored to analyse driver clock frequency for specific design.

Improved ZS5 Driver Clock Freq with Fetch Mode Enable/Disable



Run Time Optimization Strategies - Trigger Technologies for Debug













- Reduction of Compile Time
- Significant Performance
 Improvement
- On the fly Debug Mechanism



FUTURE SCOPE

- Gate Level Emulation + Power Aware Verification
- DFT Scenarios Validation
- IST Validation
- Complex XTORs Integration and Validation
- Power Estimation



THANK YOU

Our Technology, Your Innovation[™]