



Application-level Hybrid Emulation for Software-Defined-Systems

Tim Kogel, Sr. Director, Technical Product Management
Malte Dörper, Principal, Product Management
Leonard Drucker, Scientist, Engineering
Synopsys, Inc.


SoC Design and Verification Flow



Performance & Power – Architecture Analysis, Optimization & Verification



Platform Architect



ZeBu

HAPS

Post-Silicon

Architecture Analysis & Optimization

SoC PPA Verification


System PPA Validation

PPA Sign-Off

Software Enablement – Bring-up, Validation & Optimization



Virtualizer



ZeBu

HAPS

Post-Silicon


Pre-RTL SW Development

HW/SW Verification

Validation & Tuning

SW Sign-Off

Function – Block & SoC Verification, HW/SW Verification & System Validation



VC Formal DPV

VCS

ZeBu

HAPS

Post-Silicon

Datpath Verification

Block Verification

SoC Verification


System Validation

Sign-Off


Shift-left with Synopsys Hybrid Solutions




Performance & Power – Architecture Analysis, Optimization & Verification




Software Enablement – Bring-up, Validation & Optimization



Function – Block & SoC Verification, HW/SW Verification & System Validation






Synopsys HW-Assisted Verification Use Cases



Hybrid Emulation and Prototyping Use-Cases



- Early Driver/Firmware/Application development
 - Complete SoC model using VDK and synthesizable RTL IPs
 - Power and performance validation over billions of application cycles
- Software driven System Validation with Real-world IO
 - Early Driver/Firmware/Application development
 - Modular and scalable validation from IP to system level
- Architecture and Performance Analysis
 - Efficient architecture analysis and smart performance monitoring
 - Offline and online analysis of performance data collected on ZeBu
 - Faster PPA optimization, helping shift left verification cycle



Virtualizer Overview



VDK – Virtualizer Development Kit







- Pre-RTL virtual model of hardware board
- ARMv8 & v9 Starting point VDKs available
- Fast and efficient debug and test

Virtualizer Studio

- Efficient model and VDK creation
- Largest model library




Development board



Synopsys Hybrid Technologies

integrated with Virtual, Emulation & Prototyping tools


- **Complete tool stack**, integration between ZeBu, HAPS-100, Platform Architect & Virtualizer
- **Advanced technologies**
FastMem server, Checkpoint / Restore
- **High productivity and performance** for authoring & runtime
- **Large set of pre-integrated models** (Arm FastModels, ARC, Tensilica, CEVA & other 3rd party models)
- Integrated **System Level Debug** with Software and Hardware debuggers





Fast Creation of Hybrid Emulation Setups

Authoring Automation




- Faster Hybrid setup
- Configure both hybrid adaptors & ZeBu testbenches
- Correct by construction



Accelerated Memory Execution

Advanced memory sharing technology



- Accelerates sharing of hybrid memory regions
 - Memory segmented into pages, with page ownership tracking
 - Automatic coherency of shared mem regions
 - Efficient data move
 - Speedup: ~5-10x
- Supports address interleaving & multi-bank
- Supports multiple use-cases
 - FastMem
 - Distributed FastMem
 - Extra large FastMemX

Higher Hybrid Debug Productivity

ZeBu views in Virtualizer Studio

The image displays three overlapping screenshots of the Virtualizer Studio interface, each highlighting a different ZeBu view:

- RTL browser:** Shows a tree view of the design hierarchy (top, dut, bh, bootrom, clint, debug_1, int_bus, intsource, etc.) and a table of signals. A context menu is open over a signal, showing options like 'Copy Path', 'Update value', and 'Pin Signal'.
- Runtime monitor:** Shows a 'Clocks' section with 'XTORs ready for clock' and 'FWC' (Force Waveform Capture) options. A table shows clock names and their values, such as 'timestamp' at 33380318 and 'CSI_Ref_Clk' at 33380776.
- Runtime control:** Shows a 'Clocks' section with 'XTORs ready for clock' and 'FWC' options. A table shows signal names and their values, such as 'top.dut.mmio_axi4_0_b_bits_id' at 0x00. A context menu is open over a signal, showing options like 'Pause', 'Terminate Capturing', 'View Capture in Verdi', and 'Copy Wavefile Path'.

- RTL browser
 - Access to all DUT signals
- Runtime monitor
 - System Clock Status
 - XTORs Readiness Status
- Runtime control
 - Waveform dump (FWC, QiWC, Dynamic Probe)
 - Triggers
 - Forces

Hybrid Emulation for faster SW Development

Presented by NXP and Synopsys at SNUG World 2021



Hybrid Emulation for NXP S32G274

Results & Benefits

Platform	Emulation	Hybrid	VDK	Hybrid Speed-up (ZeBu)	Comment
Uboot Optimization	11 mins	11 secs	9.4 secs	60x	No SRAM_INIT (47 minutes)
Linux- lite	7.5 hours	46 secs	< 40 secs	587x	No U-boot time

Technical Advantage

- Uboot and Linux brought up in seconds
- Use Hybrid Emulation for Firmware development & Device Driver Bring-up
- Debug tools available to support development
- Validate Software / Validation use cases for all IPs modelled in RTL

Benefits

- Bring-up SW on Application Cores before RTL is finalize & stable
- Identify early SW bugs
- Identify early bugs in HW RTL by being able to execute more realistic tests
- Software Engineers are very satisfied by the speed improvement

SYNOPSIS VDK SOLUTION - SNUG 2021

LEGEND SOFTWARE - UBOOT/LINUX IMAGES

SNUG 2021 9


SNUG 2021 18

- Increasing demand for software bring-up on emulator for complex embedded multicore SoC
- Hybrid emulation technology provides shift-left approach and helps to reduce risk and cost
- Fast setup with large library of models and transactors in Virtualizer and ZeBu
- Hybrid FastMem technology enables high simulation speed for shared memory access



Automotive Supply Chain Enablement

Presented by BOSCH at Synopsys VP-Day 2023



- Enabled testing of all critical IPs coming from Tier-1 and Tier-2
- Verify critical functionality of the HW, timing properties, and performance on IP and system level
- Ensuring correct system integration and sanity
- Avoided costly HW fixes and late SW taskforces
- Early understanding of the specification
- Flexible support for regression and interactive use globally



State-Of-The-Art Hybrid

Key Use-cases deployed over 10+ Years

Use-case	Components
SW Bring-up and Development	Scope: IP/Subsystem ZeBu: IP RTL VDK: Core + System Components
System Bring-up	Scope: SoC ZeBu: System Components RTL VDK: Core
Performance Benchmarking	Scope: IP/Subsystem ZeBu: IP RTL + Core RTL VDK: Core + System Components
Power Profiling	Scope: IP/Subsystem ZeBu: IP RTL + Power Intent (UPF) VDK: Core + System Components Empower: Dynamic Power Profile

Results

All Planned Pre-Silicon Goals Achieved Before Tapeout

- Software teams successfully delivered all necessary ROM FW code for Tapeout
- Successfully booted to Linux from all Boot Media on the Chip
- Boot to Android Home Screen Achieved



VDK (Virtualizer) Env

VDK + ZeBu Hybrid Env

- Connect VDK + ZeBu
- (a) Move CPU to VDK
- (b) Connect via XTOR Server-4
- (b) Connect via XTOR
- ZeBu Already Ramp Uppped, Immediately can connect VDK !
- Confirm Driver/FW with ZeBu
- Improve SW Quality !!



Copyright 2020 Socionext

Video Decoder + Super Resolution




- Arm Cortex-A76 SW emulation
- Android 10 OS Validation
- Android APP Validation
- Super Resolution Driver Validation
- Super Resolution RTL emulation
- Video Decoder Driver Validation
- Video Decoder RTL emulation



Using VDK to Bring up AI SoC FirmWare


PCIe Virtual I/O for AI HW/SW Integration & Optimization



- Get FirmWare up and running 3~5 months before RTL implementation
- AI Host OS and SW Tool chain SW running on VirtualBox
- VDK connected to VirtualBox via PCIe Virtual I/O
- Use VDK to optimize SW Tool chain
- Presented at SNUG China 2019



Synopsys HW-Assisted Verification Use Cases




New Requirement: Pre-silicon Application Benchmarking



State-of-the-art Hybrid
OS & driver bring-up, some power monitors




New Hybrid Requirements
“I want to be able to run my application SW benchmarks”
“I need pre-silicon analysis of SW-driven power & performance”



Leverage Available Software before Silicon

Industry changes supporting Shift-Left

- Common use of open-source for OS stacks
 - Products use open-source operating systems and software stacks
 - Linux is prevalent, Android is prevalent in automotive, mobile, consumer
 - Early access to SW stacks → earlier system validation
- Freely available application Software
 - Apps and benchmarks are established in many markets
 - Easily added to pre-silicon environments
- Multitude of product configurations
 - Products designed for reconfigurability to adjust to customer
 - Many SKUs defined by SW
 - Pre-Silicon testing needs to include ability to change



androidauto

SOAFEE


AUTOSAR

SDV
Eclipse Software Defined Vehicle


3DMARK®

Gap for Software Defined Systems


Shift Left but coming short of running enough SW



Hybrid combines fastest speeds for Software – via virtual CPU sub-systems, with fastest speeds for RTL



Shift Left



The world is moving to Software Defined Systems




Too late to improve RTL

Software Defined Systems → Hardware managed by Software

Emerging “Application-Level” Hybrid Emulation

Run full apps to gain performance and power insights


T/O



Identify RTL Issues and Fix



App Focus SW Layers



Hybrid.




Shift-Left execution of realistic application workloads to the pre-silicon phase

Ability to measure power & performance bottlenecks and locate hotspots

The Transition to “Software Defined Systems”

And its impact on Hybrid Emulation






- The state-of-the-art hybrid (noted as **purple boxes**) needs to be enhanced with SW (noted as **yellow boxes**).
- For the hybrid to be useful for benchmarking software defined systems, all the relevant SW needs to be available
- Latest performance advances in virtual and emulation enable execution of application-level workloads
- Observability capabilities in Virtual and Hybrid enable correlation of SW to power and performance bottlenecks

Achieve Speed and Insight

Application-Level Hybrid Emulation with Synopsys Virtualizer and ZeBu



	Speed	Insight
Virtualizer	Execution speed 100's – 1000's MIPS	Capture function traces across end-user apps, to identify SW functions with adverse impacts on system.
ZeBu	Execution speed 3MHz – 10's MHz; from emulation to prototyping	Capture power across billions of cycles, to find "anomalies", e.g. high power with low performance.



Billions cycles power profile

Architecture Inferencing Case Study

AI model drives HW requirements (compute, memory)



Using Hybrid Platform to study AI Architecture

- Input image



```

root@genericarmv8:/mnt/dropbox# ./arm_files/ExecuteNetwork -c CpuAcc -f armnn-binary -m /mnt/dropbox/MobileNetV2/MobileNetV2
armnn -d ./MobileNetV2/img.txt
Warning: DEPRECATED: The program option 'model-format' is deprecated and will be removed soon. The model-format is now automatically set.
Info: ArmNN v33.0.0
Couldn't find any of the following OpenCL library: libOpenCL.so libGLES_mali.so libmali.so
Info: Initialization time: 46.47 ms.
Info: Optimization time: 653.14 ms

==== Network Info ====
Inputs in order:
InputLayer, [1,3,224,224], Float32
Outputs in order:
OutPutLayer, [1,1000], Float32
    
```

- Passing the image to MobilNetV2 returning that the 945th Neuron gets the maximum probability of 0.878826

- Label on the ImageNet dataset corresponding to 945th Neuron is “Bell Peppers”

```

WARNING:tensorflow:5 out of the last 5 calls to <function Model.make_predict_function.<locals>:1/1 [=====] - 1s 829ms/step
The output neuron index with max probability [945] and its value is 0.7089449167251587
    
```


```

0.000005 0.000041 0.000039 0.000099 0.000027 0.000023 0.000007 0.000008 0.000011 0.000029 0.000006 0.000008 0.000002 0.000005
05 0.000071 0.000701 0.000105 0.000022 0.000041 0.000020 0.000003 0.000027 0.000102 0.000125 0.000051 0.000029 0.000102 0.000068
0.000250 0.000059 0.000657 0.001603 0.000160 0.000516 0.000584 0.041188 0.000147 0.878826 0.000010 0.000020 0.010310 0.000077
0.001368 0.002429 0.000028 0.000164 0.002593 0.000043 0.000107 0.000090 0.000029 0.000087 0.000002 0.000012 0.000336
0.000074 0.000099 0.000206 0.000023 0.000007 0.000019 0.000026 0.000019 0.000004 0.000028 0.000022 0.000013 0.000013 0.000015
5 0.000007 0.000005 0.000014 0.000043 0.000016 0.000017 0.000009 0.000009 0.000028 0.000168 0.002334 0.000034 0.000391 0.000011
0.000005 0.000029 0.000014 0.000010 0.000017 0.000021 0.000006 0.002488 0.000003
Info: Inference time: 5932.09 ms
    
```


GPU Benchmark Case Study

Example: GFXBench Aztec Ruins

- Hybrid execution performance requirements
 - 1 minute of real time execution
 - Relevant observation interval starts 20 seconds into the benchmark
- Observations
 - High-power sometimes not correlated with high performance
 - High-performance sometimes not correlated with high power
- Root-cause examples
 - Power bugs, where certain GPU domains do not get disabled
 - Power optimizations causing high performance under lower power



Shift Focus to Accelerate System Success



- Hybrid well established for SW bring-up
- State-of-the-art Hybrid Emulation
 - A faster platform for HW prototyping
- Focus shifting to “Software-Defined Systems”
 - System = software + hardware
 - Bring-up and optimization of user applications



THANK YOU

Our
Technology,
Your
Innovation™