

UAR Verification methodology using RDC

Shuchi, Ramananda Bhimireddy, Rama Krishna Reddy Lokareddy, Deepak Jindal, Suman Chalana

Qualcomm India Private Limited



<u>AGENDA</u>



2









What is Universal Asynchronous Reset (UAR)?

Introduction



Although the relative timing between clock & async reset can be ignored during reset assertion, the reset release must be synchronized to clock to avoid recovery-removal violation and metastability.

Introduction

Async Reset with Reset Synchronizer



 Qualcomm CDMA Technologies (QCT) follow UAR Reset Scheme where we have 'asynchronous' assertion & 'asynchronous' de-assertion of reset.

Clock to Flops is kept OFF during Reset duration and Reset Timing is Relaxed.



Qualcom

Challenges Post-Silicon bugs in recent chips



CHIP1

- CPU boot didn't happen
- CPU came out of reset before PC value is latched correctly (loaded 0x0 value in PC)
- CPU clock was running on reset de-assertion violating UAR.
- Incorrect CDC waiver assuming UAR



CHIP2

- Microcontroller hang issue
- When the microcontroller was taken down and brought-up, IRQ indicating done is not generated causing hang.
- The IRQ got cleared (clock was not gated during reset de-assertion) before sending out.

-

A single miss on async reset path can result in functional error or even overall chip failure.

Weeks/Months of debug led to identifying UAR issue

Qualcom

snuc

No defined DV check/flow exists to ensure 100% UAR compliance in whole design

SNUG INDIA 2024 6



Is clock reaching every flop in the design GATED during Reset ?

Functional DV Simulations will not fail even if UAR is not followed.





DV Challenges

Extracting flop-level clock-reset pairs





- DV is a challenge for checking each Flop
- Clocks coming from Primary-inputs/Clock controller/CGC's/CLKLIB elements/etc.
- Resets coming from Primary-inputs/Reset controller/Generated resets/etc.
- Validate SV assertions using dynamic simulations to check UAR compliance on every flop's clock and reset in the design
 - Kills simulation time



How do we get flop-level clock, reset information from design?



Initial DV Approaches & their Limitations





User constraints, waivers Existing CDC checks report violations based on quality of designer constraints.

Accuracy

CDC

Incorrect reset port constraint or improper CDC waiver tags can suppress valid CDC errors.

False errors

CDC considers the root clock instead of actual CGC output which can result into false UAR violations

Failure analysis

Once UAR SVA fails, designer needs to manually trace & analyze the load of that clock-reset pair.

Incomplete list of pairs

We don't have flop level clock-reset pairs extracted.

Hierarchical flow

Can miss out many clock-reset pairs

Name-based clock/reset extraction Ports having "clk/clock" or "rst/ares/reset" in port name

Accuracy No guarantee of missing or extracting wrong ports

Verdi getmodIO utility

Incomplete set We don't have flop level clock-reset pairs extracted.

Failure Analysis Once UAR SVA fails, designer needs to manually trace & analyze the load of that clock-reset pair.

False errors

Doesn't give clock-reset pair mapping reaching to each flop.

Current static tools can't prove UAR, it must be verified in Dynamic DV simulations with SVA.



Need of the hour

Qualcomm sn

A robust & comprehensive Flow & solution is needed for UAR verification

- cation
- Millions of flops -> Millions of SVA -> Drastic increase in simulation runtime & convergence issues
 - Need a flow to generate a unique representative set of clockreset pairs for 100% coverage of entire design
- Dependency on user input constraints needs to be removed
- Need to avoid False Errors.
 - 1000's of False errors lead to Inefficient & error-prone analysis.
- Need to facilitate failure Impact Analysis.
 - Reviewer should get complete information of all impacted flops in the design from the tool



Solution Methodology

Solution Methodology

New RDC-based UAR Verification flow

Qualcom snug

- RDC flow is a static tool to report the crossing between 2 reset domains.
- Idea leverages the tool's capability of knowing Clk-Rst information of every flop in the design.
- We worked with Synopsys team to enhance the tool and generate a representative (reduced) set of unique clock-reset pairs covering whole design.



Solution Methodology (cont...)

Implementation Details & Challenges (Results on a QCT sub-system)



Qualcom

snug

Solution Methodology (cont...) Qualcom snug **Unique Clk-Rst Pair Extraction Multiple clock & reset domains** Unique representative set of HM1 clock-reset pairs is extracted Tool is enhanced to bypass the DFT logic Destination Rst1 **CLK** source **RST** source Special key flop (hierarchy) (hierarchy) CGC1 Clk1_g hierarchy Clk1 Top.Clk1 Top.Rst1 Top.F1, Rst2 Top.F2 test rst Rst2_func Top.CGC1.Clk1_g Top.Rst1 Top.F3 test en=0 Clk2 Top.Clk4 NA Top.F4 **RESETLESS FLOP** HM2 RST/CLK Top.CGC2.Clk3_g Top.Rst3_sync. Top.F10 Controller Rst3_combo Top.Clk2 Top.Rst2 Top.F4, Rst3_sync Combo Top.F5, Rst3 combo Rst3 logic RST Top.F6, CGC2 Top.F7 Clk3 F11 F12 F13 Clk3_g Top.CGC2.Clk3_g Top.Rst3_sync Top.F8. SYNCRONIZED Top.F9 RESET Rst4 Clk4 100% coverage Tool is enhanced to back-trace Fig. - Sample clocks & resets till sequential/ Fig. - Some example RDC-based clock-reset pairs combinational logic/primary input

Results Sample Testchip result





Fig. - example waveform snippet

Qualconn sr



- SV Assertion is generated for each clockreset pair dumped by the tool.
- The assertion checks for clock to be at logic LOW in the duration of reset being asserted.
- Among the 4k assertions ran on a QCT sub-system, we found 20 UAR violations.
 - Out of these 20, 4 were design issues & 16 were TB/Test sequence issues
- The flow is able to catch the post-Si issues found on the previous QCT chipsets.
- Simulation time hits by a mere ~ 5% increase with these assertions.



Merits & Summary

Merits & Summary







0 input constraints

Removes user dependency and generates assertions automatically.

Unique clock-reset pairs

Optimized list of assertions

Flat v/s Hierarchical

Hierarchical CDC can suppress some of the assertions due to no visibility internal to black-boxed modules. RDC-UAR is flat run.

Assured genuine UAR errors

Example run on a QCT subsystem: **1 million flops** reduced to **4k** clock-reset pairs reported genuine **4 UAR violations**.

Coverage of Millions of flops with limited checks

Due to back-propagation algorithm, millions of clock-reset pairs are reduced to 1000's, ensuring 100% coverage. Hence, reduced runtime & increased efficiency.

Debuggability & Completeness

The tool dumps out the list of flops receiving each clock-reset pair; making it easier for analyzing reported violations.





SNUG INDIA 2024 21

Future Scope

• Enhance waiver capability feature:

- Clock-reset pair based waivers
- Single clock with multiple resets based waivers
- Single reset with multiple clocks based waivers
- Module based waivers

• Enhance input constraints:

Bypass modules for clock-reset pair extraction



Qualcom



Acknowledgement





Our sincere thanks to Venu Gopal Tata, Vishnu Gumme, Kanika Ghai Bansal and MSS team from Qualcomm India Private Limited, for their support and encouragement.

We would like to acknowledge **Sanketh & Brijesh** from Synopsys for their continuous support during this work.



THANK YOU

Our Technology, Your Innovation[™]

٠