

Accelerating Pre-silicon Verification Efficiency through Innovative AI-Powered Debug Automation

Abhishek Jain Hani J Poly Intel Corporation



Agenda

- Motivation for RCA
- DUTRCA & TBRCA
- Example case study
- Challenges & Recommendation
- Results & Conclusion





Introduction





- High Engineering effort for Regression Closure.
- Lengthy Manual Debug cycles.
- Debug complexity increases for complex designs, diverse testbench, parsing logs and many more.

• Is there a better approach?.

Motivation





- Effective and assisted debug mode:
 - Speed up debug process with guided debug
 - Reduce/eliminate multiple iterations
- Verification productivity improvement
 - Reduction in turn around time to root cause issues
- Easy to adopt
 - Simple setup guide
 - Quick learning curve for Verdi users



Al powered Root Cause Analysis

- What if one of the most laborious, time-consuming steps in developing a chip could get a jolt of intelligence for faster first-time-right silicon?
- Imagine the opportunities of integrating AI into the chip verification and debugging, particularly in the light of escalating complexity of chips.

RDA Flow





Source: <u>ai-driven-debug-automation-speeds-root-cause-analysis.html</u>

- Synopsys Regression Debug Automation (RDA) is an advanced solution that uses machine learning, AI framework.
- Uses auto-trace technologies to obtain automatic binning of the failure cases of a regression.
- Automate the process of root cause analysis and tracing.
- Removes manual comparisons of waveforms, source code, and log files

DUT Root Cause Analysis (DUTRCA)





Source: synopsys/white-papers/verdi-rda-wp

- Auto Root cause for failure cause by design change via integrated AI solution with following Key engines.
 - Log Analyzer
 - Design difference analyzer
 - TraceDiff & nCompare

DUT Root Cause Analysis (DUTRCA)





Source: synopsys/white-papers/verdi-rda-wp

- DUTRCA reports in RCA manager.
 - Simulation log Analysis
 - Trace Analysis
 - Design change list.
 - Debug entries with possible root causes.
- Comparative debug mode
 - Dual source code viewer

DUTRCA





Source: RDA_UserGuide.pdf

- DUTRCA Automate Value
 Difference Tracing
 - Detects the waveform shift between the reference and the target signals.
- RCA on Boundary solution
 - Reports that helps user to judge if the problem is due to the testbench changes or DUT changes.

DUTRCA





- Repost debug assistance
 with guided debug entry
 - Side by side RTL change viewer
 - Debug entry list
 - One click access to TFV

DUTRCA



- 2,277,312 dly[1:0] 3->2(3->1) sync[1] mux in1 mux_out mux se 4,182,277,312 🍐 0 - **↓** - 🖶 L x 1fs Q Q 100 By: 🛓 ▼ 🛃 🕨 🌍 Go to: G1 ▲ ▼ -4,182,277,312 🚺 🔤 🕼 dly[1:0] $3 \rightarrow 2$ 🔞 🔤 💹 dly[1:0] 3 -> 1 -3
- Linked Icon to show signal difference between reference and target waveforms.

• Signal mismatches in a single window

Testbench Root Cause Analysis (TBRCA)





Source: <u>RDA_UserGuide.pdf</u>

- Auto Root cause for the failure cause by testbench errors.
- Encompassing the identification of the specific testbench component linked to the error and the precise location within that component where the error originates.
- TBRCA support following approach
 - Transaction Difference Analysis
 - Message Analysis

TBRCA



 The cause of the error and the detection of the error.

- Transaction difference Analysis flow.
 - Interface Analysis
 - UVM/OVM characteristic analysis
 - Transaction comparison
 - Verdi GUI debug



Source: <u>RDA_UserGuide.pdf</u>





Case Study #1

<rcareport:3> tracediff_report.xml</rcareport:3>			
File View Tools			
💠 🔎 💽 🍺 🗖 🔻 👘 Sort by. Auto rank 👘 🔽 Group Root Cause 🔲 Group Same Module Signal			
RCA Type 🔺		Stop At	
Analysis Details			
🕂 Simulation Log Analysis			
Debug Hit Message: UVM_FATAL /nfs/site/disks/ 37695.729920 ns: uvm_test_top.m_env SCB ERROR: Lane 0: No Construction found within 5000 transactions of RX_RTL monitor q	scoreboard.svh(1596) @		
— Debug Type: UVM Error			
⊕- Design Differences Analysis			
⊞ Signal Differences Analysis			
🕀 Trace Analysis			
⊟ Trace Result			
E- In DUT Root cause count 34			
🖻 /top_tb/dut/waif_top_00/acvf_1/d_adv_avergande average aver	(Combi diff	Correlative root cause
rtop_tb/dut/ مريط المعالية ال			
r/top_tb/dut/conf_fro_ended_file_color_from_to_e00atency_measure/sroibttp;to2_rd/data_out[0:0]#26873000000			
rd/uu_conf the entering the entering the entering the entering and the entering the entering the entering of the entering the entering of the			
-/top_tb/dut/covid			
/top_tb/dut/comf_ton content 1.th information of the by e00 atency_measure/site bis/e02 wr/data_out[0:0]#26555000000			
- /top_tb/dut/ موردة معرود المراجع الم			
-/top_tb/dut/worf_br_side off_table80000f_chal_to_00 ¹ atency_measure/in=loci_basy402_wr/uu_ ^{loi} sync/reset_clr/eiff_nt_touch_bit_sync_inst/o[0:0]#26555000000			
rtop_tb/duty.comf_toof/comf			
🗄 /top_tb/dut/deskew_top_u0/deskew_1ch_u0/u_rx_hard_rst_sync/i_sync_rst_n/reset_clr/altr_dont_touch_bit_sync_inst/dlv[1:0]#1182000000 (Module () to be bug entry count 4	,	Registt diff	Correlative root cause
- /top_tb/ <mark>**ifbesb00%.countebotb00%.counte_b00%.counte</mark>			
/top_tb/tv/am_valid_25G[3:0]#27150979392			
/top_tb/t/			
/top_tb/verf_seg_concerned_set_response on the set of t			
🖯 /top_tb/dut/v_top_tb/dut/v_top_tb/	entry count 4	Registt diff	Correlative root cause
/top_tb//			



- RCA reports based on UVM Fatal/error in log.
- Provided 34 possible DUT root cause for one issue.
 - Each root cause further provide multiple debug entry
 - The second underlying cause actually indicated the necessary debug entry.
 - Among the 34 instances, several root causes lead to irrelevant debug entries.
 - Reference and Target waves with different seeds create considerable noise, necessitating thorough filtering.

Case Study #2

<rcareport:3> tracediff_report.xml</rcareport:3>	
File <u>V</u> iew Tools	
💠 🔎 💽 🔽 🖛 Bort by: Auto rank	
RCA Type 🔺	Stop At
🖃 - Total Design Change	
⊟- RTL changes	
🗄 /nfs/site/disks/sta	
432-433 (module: in the mem_wrap)	
- Not in DUT Root cause count 34	
- /top_tb/statisfic#arche_th2_cerrx_sfrz#861350000000 (Module) (Debug entry count 2)	lm
	lm
	lm
	lm
tx_rst_ch0#926054000000 Module Debug entry count 5	Flng
Itop_tb	Flng
+ /top_tb	Flng
· /top_tb/interen_tx_rst_ch3#926354000000 Module Debug entry count 29	Flng
/top_tb// /top_t	lm
He /top_tb/dut/bias_check (Debug entry count 2	Flng
/top_tb/dut/	Flng
/top_tb/dut/	Flng



- RCA reports based on Hung/Timeout scenario. No UVM fatal/error in logs.
- Provided 34 possible root causes .
 - The root cause of the Hung scenario poses a greater challenge for the tool.
 - It compare all signals based on their value differences and offers some analysis with RCA which can be helpful for initial debug.
 - Despite setting the target scope to encompass all hierarchy depths at the top level, the RCA won't display all debug entries compared to the RCA results obtained after manual debugging with a specific target scope.



Challenges & Recommendation

Challenges & Recommendation



- To navigate through multiple debug entries and potential root causes, prior knowledge of DUT and TB is essential to prevent misinterpretation.
- The requirement for both target and reference database, logs, and waveforms is not always feasible.
- Message analysis results depend on the quality of the error message in simulation logs which might mislead root cause analysis.
- Flow recommended to use same seed, although that might not always be feasible.
- Latest vcs/verdi version are needed, and both Target and reference database need to be with same version



Results & Conclusion

Results

DUTRCA : User Interaction





- Easy to setup
 - Similar to Verdi
- Highlights all Design changes
 - View side by side design difference
 - High light difference in source code
- RCA reports
 - Root cause entries
 - Easy to navigate
 - Link access to waveform and TFV.

Results

DUTRCA : Accuracy

<rcakeport:3> tracedim_report.xmi</rcakeport:3>
File View <u>W</u> indow Tools
💠 🔎 💽 🔽 🖛 🗰 Sort by: Auto rank 🔤
RCA Type 🔺
· Total Design Change
Ė- RTL changes
En En Automatic sector and the sector of the
432-433 (module:
Not in DUT Root cause count 34
🗄 /top_tb/
Er /top_tb/ / / / / / / / / / / / / / / / / / /
E- /top_tb/anneritonen/user moder B61360000000 Module Decomposition Debug entry count 51
Message OneSearch × <tcareport:3> × <tflowview:4> × <tflowview:5> × <tflowview:6> × <tflowview:8> × <tflowview:10> × <tflowview:11> × <tflowview:12> ×</tflowview:12></tflowview:11></tflowview:10></tflowview:8></tflowview:6></tflowview:5></tflowview:4></tcareport:3>



- Successfully identify design differences.
- Suggest multiple debug entries for a single root cause in DUT
 - Multiple root causes sometimes hinders the accuracy.
 - Encountering Hung scenarios can be challenging.

Results DUTRCA : Debug Acceleration





- Runtime: Highly depends on design complexity, FSDB size and other parameters including hierarchy depth, scope etc.
 - From minutes to hours.
- Compare target & reference designs
- TFV shows the propagation path(s) of the root cause

Results

DUTRCA : Debug Acceleration



snug

- Identifies the time gap between the occurrence of the error and its detection which is a need of time and fast track the debug
 - UVM Error flagged at 37695.729920ns
 - Root Cause found at 26387.010943ns
- Analyzes logs for target time

Results

DUTRCA : Analysis Results



- With the utilization of Synopsys AI-powered debug RDA-RCA, it was observed that it helps project teams to achieve
 - Higher levels of verification productivity.
 - Greater accuracy in bug detection with guided debug entry.
 - Root-cause analysis which accelerate the debug turnaround time.





- Revolutionary AI power debug with easy setup guide and simple UI to navigate and single command to remember.
- Saves significant debug time and efforts with well guided debug entry and possible root causes.
- Observe much room for improvement as the tool is currently under active development.
- Can be improved to provide guidance and identify root causes in the absence of a reference scenario, particularly during the initial stages of the project

Acknowledgement



Special thanks to Synopsys R&D team and Application engineer.

• Katike, Rahul (AE)



THANK YOU

Our Technology, Your Innovation™