

# Early power analysis flow using RTLA and RTL-PrimePower, with a focus on glitch power

Nicola Imperato – Hardware designer

Felice Tecce – Hardware designer

STMicroelectronics


# AGENDA



1. Power estimation flow: classic flow
2. Power estimation flow with RTL
3. Results
4. Glitch power analysis & optimization
5. Conclusion

1. Power estimation flow: classic flow
2. Power estimation flow with RTLA
3. Results
4. Glitch power analysis & optimization
5. Conclusion


# Power estimation flow: postlayout flow



## Signoff Power analysis implies :

- GLS activity files ( FSDB/VCD) → complete switching activities
- SPEF → real capacitance estimation
- Postlayout netlist → final netlist topology
- Final clock tree structure → accurate clock network power

# Power estimation flow: postsyn flow



## Early PA is inaccurate because :

➤ Only RTL s.a. is available

➤ CTS power very dependent by clock gating strategy and placed cells

➤ Glitch Power very dependent by synthesized netlist and interconnect delay

## postsyn netlist



➤ Use map file to import RTL activity ( only invariant point are mapped)




➤ Clock gating is aligned to postlayout (CTS is not present but can be estimated)



➤ Glitch Power can be estimated enabling Delay Shifted Analysis

1. Power estimation flow: classic flow
2. Power estimation flow with RTLA
3. Results
4. Glitch power analysis & optimization
5. Conclusion


# Power estimation flow with RTLA



## Accurate early PA implies:

- Use same postsyn netlist to match topology and clock gating strategy → RTLA shares synthesis setting
- For CTS power use same PnR setting (cell, max\_cap ...) → RTLA share FUSION physical setting
- Accurate RTL s.a. mapping on postsyn netlist

# Power estimation flow with RTLA






1. Power estimation flow: classic flow
2. Power estimation flow with RTL
3. Results
4. Glitch power analysis & optimization
5. Conclusion

# Results

## ID CARD

Technology node: 130nm  
 Area: 180 Kgate  
 Max frequency: 32MHz  
 MACROs: 6xRAM , 2xROM  
 n. register ~10K  
 3 power domain : 1 switchable

- PL (Postlayout Power ) : DCNXT (SNPS) + PnR (no SNPS) + FSDB ( GLS)
- RTLA : same DEF/SDC/UPF + FSDB (RTL)



Power Group	postlayout Total [W]	RTLA Total [W]	Delta %
clock_network	4.59E-04	4.24E-04	-8
register	1.58E-04	1.58E-04	0
combinational	4.74E-04	4.54E-04	-4
memory	6.19E-04	6.18E-04	0
<b>Total</b>	<b>1.71E-03</b>	<b>1.65E-03</b>	<b>-3.5</b>

Major slack on **clock tree** while **register** and **memory** match

# Results: Clock tree



CTS mismatch → align CTS\_MAX\_CAP to PL value


- ✓ Clock gating : 946 (RTLA) vs 737 ( PL)
- ✓ Ct cells : 101 ( RTLA) vs 486 ( PL)

- ✓ Clock gating : 946 (RTLA) vs 737 ( PL)
- ✓ Ct cells : 421 ( RTLA) vs 486 ( PL)




```
set ICC2_CTS_MAX_TRANSITION  
set ICC2_CTS_TARGET_SKEW  
set ICC2_CTS_MAX_FANOUT  
set ICC2_CTS_MAX_CAPACITANCE  
set ICC2_CTS_LAYER_LIST
```

```
""  
""  
""  
"0.15"  
"metal3 metal4"
```





# Results: Register

- Main difference RTLA vs DCNXT is register optimization :  
RTLA 62 FFs less than DCNXT due to different compile options ( FUSION vs DC)
- Use scan ready register make the differences in case RTLA is not DFT ready  
`set_app_options -name compile.seqmap.scan -value true`
- Switching activity annotation from RTL FSDB about 90% on invariant points



# Results: Glitches



- Very important to have accurate estimation of glitch power in system with arithmetic
- Glitches power almost in combinational because of long datapath

- The major discrepancies of power is on combinational because of different tool used for synthesis
- Inside the combinational we see a big delta on the glitches power

1. Power estimation flow: classic flow
2. Power estimation flow with RTL
3. Results
4. Glitch power analysis & optimization
5. Conclusion


# Glitch power analysis

## Glitches: pulse rejection setting


- Glitches performed enabling the DSA
- Very important to align the glitch\_pulse\_r option to GLS value

```
set_power_delay_shifted_event_analysis_options -glitch_pulse_r 70
```

- Default pulses with width > is 100% of cell delay are propagated : not realistic and lead to glitch power underestimation .



# Glitch power analysis : the Gui



The screenshot shows the GUI interface for glitch power analysis. It includes a source code editor at the top, a 'Markers' table in the middle, and a file power contribution table at the bottom.

**Markers Table:**

Line	Value	Color	Tooltip
62	25.72	Red	glitch_power (per File) : 25.72
153	16.29	Red	glitch_power (per File) : 16.29
129	15.39	Red	glitch_power (per File) : 15.39
130	6.38	Red	glitch_power (per File) : 6.38

**File Power Contribution Table:**

File Name	total_power	internal_power	switching_power	leakage_power	glitch_power
mulhfp.v	31.49	12.94	18.08	0.47	25.72
addsub_hfp.v	17.65	8.28	8.70	0.67	11.42
twdpoint_sin_module.sv	9.42	4.51	4.23	0.69	8.73
quokka_dregister_1clock.v	21.98	17.94	7.37	0.90	6.91
stmc_data.vhd	20.61	11.56	8.56	0.49	6.80
mux21module_qk_bist_c.v	14.33	7.46	6.27	0.59	4.01
nq_alu.v	8.34	3.04	5.15	0.14	3.69

← cross probe the power on source code

← rank the power by line

← report glitches power contributor by file

➤ Multiplier in DSP unit is the main glitch power contributor



# Glitch power optimization

- Possible solution on multiplier block:
  - RTL changes: add pipeline
  - Physical: equalize delays by cell swap
  - **Synthesis: enable datapath optimization**




```
Module           : DW_mult_uns_J46671_P0_D1
Parameters       : a_width=11
                  b_width=11
Current Implementation: pparch(area,speed)
Contained Operations : mult_117(mulhfp.v:117)
Multiplier Arch   : benc radix4
```



- Configure new RTLA-opt changing mult. architecture



```
set_datapath_architecture_options -mult_arch nand \
    [get_cells top/u_dsp/mul_module_inst]
```



- RTLA-opt (nand mult) vs RTLA (Booth-Encoder mult)
  - Glitch power reduced by 38%
  - Total Power reduction is by 4.2%

1. Power estimation flow: classic flow
2. Power estimation flow with RTL
3. Results
4. Glitch power analysis & optimization
5. Conclusion

# Conclusion



- Reduced runtime ( x20)
  - ✓ Avoid full implementation flow SYN → PNR → PA
  - ✓ Avoid GLS, extracting activity from RTL simulation
- Shared Frontend setting improves power estimation accuracy
  - < 5% for total power
  - < 10% for clock network and <5% with CT cell load setting
  - ~ 0% for register mainly for perfect activity annotation
- Capability to explore different design options within one tool

# Acknowledgments



We would like to thank

Claudio Mucci (ST) for RTL A integration in Frontend Kit

Alberto Baldi ( Synopsys ) for supporting on the RTL A

Matt Karsten (Globalfoundries) , Roberto Anelli ( Nordicsemi),

Frank De Meersman ( Synopsys ) for reviewing this works.



***THANK YOU***

Our  
Technology,  
Your  
Innovation™