

Early power analysis flow using RTLA and RTL-PrimePower, with a focus on glitch power

Nicola Imperato – Hardware designer Felice Tecce– Hardware designer

STMicroelectronics








Power estimation flow: postlayout flow






Signoff Power analysys implies :


- ➢ GLS activity files (FSDB/VCD) → complete switching activities
- ightarrow SPEF
 ightarrow real capacitance estimation
- \succ Postlayout netlist \rightarrow final netlist topology
- \succ Final clock tree structure \rightarrow accurate clock network power

Power estimation flow: postsyn flow










Accurate early PA implies:

 \succ Use same postsyn netlist to match topology and clock gating strategy \rightarrow RTLA shares synthesis setting

- ➢ For CTS power use same PnR setting (cell, max_cap …) → RTLA share FUSION physical setting
- > Accurate RTL s.a. mapping on postsyn netlist

Power estimation flow with RTLA








Results

life.augmented

ID CARD

Technology node: 130nm Area: 180 Kgate Max frequency: 32MHz MACROs: 6xRAM , 2xROM n. register ~10K <u>3 power domain : 1 switchable</u>



PL (Postlayout Power): DCNXT (SNPS) + PnR (no SNPS) + FSDB (GLS)
 RTLA: same DEF/SDC/UPF + FSDB (RTL)

	postlayout	RTLA	
Power Group	Total [W]	Total [W]	Delta %
clock_network	4.59E-04	4.24E-04	4 <mark>-8</mark>
register	1.58E-04	1.58E-04	4 <mark>0</mark>
combinational	4.74E-04	4.54E-04	4 <mark>-4</mark>
memory	6.19E-04	6.18E-04	4 <mark>0</mark>
Total	1.71E-03	3 1.65E-0	3 <mark>-3.5</mark>

Major slack on **clock tree** while **register** and **memory** match


Results: Clock tree




CTS mismatch \rightarrow align CTS_MAX_CAP to PL value

✓ Clock gating : 946 (RTLA) vs 737 (PL)
 ✓ Ct cells : 101 (RTLA) vs 486 (PL)

✓ Clock gating : 946 (RTLA) vs 737 (PL)
 ✓ Ct cells : 421 (RTLA) vs 486 (PL)



0.0	
0.0	
0.0	
"0.15"	
"metal3	metal4



Results: Register




> Main difference RTLA vs DCNXT is register optimization :

RTLA 62 FFs less than DCNXT due to different compile options (FUSION vs DC)


Use scan ready register make the differences in case RTLA is not DFT ready

set_app_options -name compile.seqmap.scan -value true

Switching activity annotation from RTL FSDB about 90% on invariant points




Results: Glitches



PL : Glitch vs Total

- Very important to have accurate estimation of glitch power in system with arithmetic
- Glitches power almost in combinational because of long datapath

- The major discrepancies of power is on combinational because of different tool used for synthesis
- Inside the combinational we see a big delta on the glitches power








Glitch power analysis

Glitches: pulse rejection setting

- Glitches performed enabling the DSA
- Very important to align the glitch_pulse_r option to GLS value

```
set_power_delay_shifted_event_analysis_options -glitch_pulse_r 70
```

Default pulses with width > is 100% of cell delay are propagated : not realistic and lead to glitch power underestimation.





Glitch power analysis : the Gui




<u>File View Select Highlight Power Schematic Window</u>	v Help 🔍		×.	🛛 🖻 🗗 🗙		
= 15 ♪ ♪ ♪ ♪ ↓ 10 11 11 11 11 11 11 11 11 11						
59 num_2 = num_b; 60 // end 61 //operative numbers preparation 62 25.72 63 1'bl: begin //float 64 // In case of normalized 65 // In case of denormalized 66	ed operand (i.e.				-	cross probe the power on source code
Markers						
Global Min: -0.000016, Max: 25.722140	glitch_powe	er (per File)		T		
Enter filter expression				医森		
Line Value Color Tooltip	Line Valuev Color Tooltip					
62 25.72 glitch_power (per File) : 25.72						
153 16.29 glitch_power (per File) : 16.29	153 16.29 glitch power (per File) : 16.29					
129 15.39 glitch power (per File) : 15.39						rank the power by line
130 6.38 glitch_power (per File) : 6.38						
Enter filter expression			· 👎 🌴 📳 🗹 🕻			
File Name	total_power intern	al_power switching	_power leakage_pow	er glitch_power 🗸 🔺		
mulhfp.v	31.49	12.94	18.08 0.4			
addsub_hfp.v	17.65	8.28	8.70 0.6			
twdpoint_sin_module.sv	9.42	4.51	4.23 0.0			report alitabae power contributor by file
quokka_dregister_1clock.v stmc data.vhd	21.98 20.61	17.94 11.56	7.37 0.9 8.56 0.4			report glitches power contributor by file
mux21module qk bist c.v	14.33	7.46	6.27 0.5			
nq_alu.v	8.34	3.04	5.15 0.3			

> Multiplier in DSP unit is the main glitch power contributor


Glitch power optimization



- Possible solution on multiplier block:
 - RTL changes: add pipeline
 - Physical: equalize delays by cell swap
 - Synthesis: enable datapath optimization



Configure new RTLA-opt changing mult. architecture





- Glitch power reduced by 38%
- Total Power reduction is by 4.2%



Conclusion



- ➢ Reduced runtime (x20)
 ✓ Avoid full implementation flow SYN → PNR → PA
 ✓ Avoid GLS, extracting activity from RTL simulation
- Shared Frontend setting improves power estimation accuracy
 - < 5% for total power
 - < 10% for clock network and <5% with CT cell load setting
 - ~ 0% for register mainly for perfect activity annotation
- Capability to explore different design options within one tool

Acknowledgments



We would like to thank

Claudio Mucci (ST) for RTLA integration in Frontend Kit Alberto Baldi (Synopsys) for supporting on the RTLA Matt Karsten (Globalfoundries) , Roberto Anelli (Nordicsemi), Frank De Meersman (Synopsys) for reviewing this works.



THANK YOU

Our Technology, **Your** Innovation[™]