

Multi Chip Simulation of Battery Management System with Synopsys Virtualizer Studio Frank Poppen, Ralph Görgen, Manfred Thanner

Frank Poppen, System Modelling Engineer NXP Semiconductors Germany GmbH

Outline

- Motivation
- High Voltage Battery Management System
- Full System Simulation Setup
- Issue with TLM-SPI
- Complete SW Stack Execution
- Conclusions and Future Work









SNUG EUROPE 2024

Motivation

- Automotive Microelectronic Systems
 - high complexity
 - high degree of interaction inside them
 - high degree of interaction between them
- Strong Requirements
 - functional safety
 - reliability
 - cost
 - time to market

Transportation [edit]
• By some accounts electronic throttle control system (ETCS) had bugs that could cause sudden unintended acceleration. ^[63]
The experienced an integer overflow bug which could shut down all electrical generators if the aircraft was on for
more than 248 days.[64] A similar problem was found in which need to be powered down before reaching 149 hours of
continuous power-on time, otherwise certain avionics systems or functions would partially or completely fail. ^[65]
• In early 2019, the transportation-rental firm discovered a firmware bug with its electric scooters that can cause them to brake very
hard unexpectedly, which may hurl and injure riders. ^[66]
 had all cockpit displays go blank if a specific type of instrument approach to any one of seven specific airports was
selected in the flight management computer. ^[67]
equipped with flight management systems by would make wrong turns during missed approach
procedures executed by the autopilot in some specific cases when temperature compensation was activated in cold weather. ^[68]
• In June 1996, failed less than a minute after launch, because the horizontal bias value was too big for a 16 bit register.

Modeling and Simulation-Based Systems Engineering



https://en.wikipedia.org/wiki/List_of_software_bugs

Motivation

Models are the Basis for Engineering

- Contain more detail than text specifications •
 - no need to reread (reinterpret) text specifications repeatedly
 - less ambiguous (execute and observe)
- Can be shared •
 - virtual integration of component models build larger systems (reuse and integrate)
 - early customer involvement
- Evaluate safety functions ٠
 - fault injection
- Enable hardware/software co-design ٠
 - improve time-to-market (shift left)







SNUG EUROPE 2024

6

Introduction

Shift Left with HW/SW Co-Design

- Developing HW and SW in parallel
 - traditional: first develop ECU then SW
 - faster: start early SW development with virtual prototype
 - supports collaboration and quality of results reducing time to production
- Early SW testing
 - HW and lab space limit test cycles
 - fast and more test cycles enable increased coverage
 - fault injection to test safety features

1.) HW based development of embedded SW



2.) Shift left: HW/SW co-design







High Voltage Battery Management System

SNUG EUROPE 2024

High Voltage Battery Management System NXP

No one size fits all BMS solution

- scooters, motorcycles, buses, trucks, trains, boats or airplanes
- battery packs as low as 14V or high voltages of 800V and more
- BCC directly connected to cells
 - no means of "turning off and on again"
 - low power consumption to avoid discharge of the cells
- Fire in an electric vehicle is an (ASIL) D hazard
- Supervises voltage and temperature of cells
- Cell balancing
 - lowest voltage cell limits discharge
 - highest voltage cell limits charging













High Voltage Battery Management System NO

System Solution of a HV BMS

- MCU Microcontroller Unit
- GTW Gateway
- BCC
 Battery Cell Controller
- TPL Transport Protocol Link
- BJB Battery Junction Box
- PRE
 Precharge
- SBC Safety System Basis Chip





Software Stack

- Real time drivers
 - real time communication
- Complex device drivers
 - system basis chips
 - battery cell controller
- Safety library

— ...

Application

Software Stack Based on AUTOSAR Standard



snug



Hardware





Full System Simulation Setup Hardware





- Synopsys VSDK of NXP's MCU
 - complete hardware perspective with registers and peripherals (GPT, UART, CAN, SPI)
- BCC functional SystemC model
 - SystemC architecture generated from SysML
 - functional behavior added manually
 - importing SystemC into TLM creator using python script (300 path- and filenames)
- Gateway
 - helpful Synopsys tutorial on SPI controller
 - translates TLM-SPI to TLM-TPL
- Drag and drop into VSDK
 - components in Virtualizer Studio Library

Full System Simulation Setup Hardware



🚬 Synopsys Virtualizer Studio start_received_transfer_64bit_V3 push Incoming_fifo **TLM-SPI** SLAVE CTRL Slave newItemEvent pop request **TLM-TPL** b_transport push push response TLM-SPI Master Outgoing_fifo newResponseltem MASTER_CTRL start_master_transfer

- Synopsys VSDK of NXP's MCU
 - complete hardware perspective with registers and peripherals (GPT, UART, CAN, SPI)
- BCC functional SystemC model
 - SystemC architecture generated from SysML
 - functional behavior added manually
 - importing SystemC into TLM creator using python script (300 path- and filenames)
- Gateway
 - helpful Synopsys tutorial on SPI controller
 - translates TLM-SPI to TLM-TPL
- Drag and drop into VSDK
 - components in Virtualizer Studio Library





Issue with TLM-SPI

Issue with TLM-SPI

Transport Protocol Link

- Copy frame bits from SPI to TPL
- TPL can have 64, 80, 96 or 112 bits – Length encoded inside the frame itself
- TLM-SPI can carry max of 64 bit
 - decided to send 16 bit TLM-SPI messages
 - Four to Seven TLM-SPI for one TLM-TPL
- How to know start of new TPL-frame?





received_transfer_64bit_V3(
 unsigned long long data,
 unsigned bit_length,
 bool continuous_select



Issue with TLM-SPI

How to know start of new TPL-frame?

- Decode the frame and look for DATALEN
 - bitwise interpretation breaks level of abstraction
 - adds function to GTW that is not there
- Collect until continuous select flag becomes '0'

TPL3 Message



- We would see cases with faulty flag
 - SW RTD? HW GTW? TLM-SPI?
 - Fix for VSDK by Synopsys within three days

To send 64 bits of data in a single job of SPI, when only 16 bits of data can be sent by the SPI device at a time (that is, in a single payload), the continuous select flag is set as follows:

lst Tx payload: Continuous Select = 1 (start of Tx)

```
2nd Tx payload: Continuous Select = 1
```

```
3rd Tx payload: Continuous Select = 1
```

```
4th Tx payload: Continuous Select = 0 (end of Tx)
```



Complete SW Stack Execution

Complete SW Stack Execution

🔲 Overview 🗵 Parameters 🗟 Images 🐻 Analysis 🚯 Debug 🚾 Environment



Configure and Compile			EB tress 230.0 · workspace C/Users/wt94074/WORK/workspace_tress, Cowork/WthCristian · instalk C/LEB/tress EB tress 230.0 · workspace Libers/wt94074/WORK/workspace_tress, Cowork/WthCristian · instalk C/LEB/tress EB tress 230.0 · workspace Libers/wt94074/WORK/workspace_tress				
Comga						[Quick Access] : EF	
			Comparison of the set of th	♥ \$9(59) 32 SpiChannel		► Workflows SI Ø Sidebar ™ ► ™ No workflow selected.	
	W vorkspace5205.3.5 - WU2K108, RTD, 2.4, R21-11, 4.0 Ele Eds Source Refactor Binigate Septh for → → → → → → → → → → → → → → → → → → →	1.402_CODVICEIpro/PhignorSpirts_140034400000000000000000000000000000000	88 9 9	 General IpiChannelid SpiChannelid SpiData/Motions SpiData/Motions<!--</th--><th rowspan="2"></th><th rowspan="2">No description available.</th>		No description available.	
				Emer Log 12 2 Problems View Search Last D entries (up to 100) warnings, errors (filtered out in Message	en ci j⊋i lik tif v ≃ ci	Properties 22 Properties 22 Properties 10 Properties for SpiChanneld Description SPi Channel ID, used as Information Problems Problems Comments Comments Costendatibutes	
			Configuration: Spi, Module: Spi, TS, T40034M403 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	< 0. Project: Spi, HalfDuple: Transfer_532X388	 Simulatio 	and rea	
S32K3_SPI.vpcfg	x l			- 0	same exe	cutable	
Images - S32K3_SPI	(S32K3_System)			(×); 🗞 🤌 🔸 🔚 🖳			
type filter text, filters can b	be cascaded with '&&'		10.000		• Compilor	cotup ic	
Parameter	File		Offset	Load Type Ad. ^		selup is	
	image /out/main.el	lf	0x0	Image+ Symbols	 Elektrobit abstractio 	(EB) Treso n layer (MC	
<pre></pre>	CM7_0			~	– design an	d compilati	

- nd real device operate on able
- up is used for both cases

2 -- 0

-D X

- Tresos as microcontroller er (MCAL) AUTOSAR workflow
- npilation environment S32 Design Studio (S32DS) SNUG EUROPE 2024 20

Complete SW Stack Execution

Execute and Debug



🛑 Design Browser 🐹 🔚 Memory Map 🔚 Interrupt Table

Snuc



Conclusions and Future Work

Conclusion and Future Work



- Experience and results are very convincing
- Investment of resources is justified
- Involved RTD/CDD developers:
 - "when to make use of this in our projects?"
 - "would help to clean out laboratory space!"



- Functionality behind registers must be coded manually and is not complete
- Product variants to be modelled
 - reuse potential expected between models
- Accurate battery cell models
 - simple model does not respond to load
 - possibly connect to Matlab/Simulink or similar
- Ideally, Synopsys would open up SCML as open-source standard
- Emulation with MIL (Model In the Loop)
 - first experiments with Raspberry Pis 4 and 5



THANK YOU

Our Technology, Your Innovation[™]

٠