

7NM SoC ESD & LUP reliability signoff using IC Validator PERC




Sunil Kharate

Broadcom



Dinesh Londhe





Agenda



- ESD & LUP Overview
- ICV PERC Flow
- PERC reported Issues and Solutions
- Conclusion
- Acknowledgement




ESD & LUP Overview

ESD & LUP Overview

Why is ESD protection needed?

- Whenever two electrically different bodies make contact there will be a transfer of charge to equalize the electrical potential
- Specifically for ICs examples can be touching by a human being, contacting by a piece of handling equipment, etc.
- Depending on the amount and rate of charge transferred the process can be damaging to the IC





ESD Failures in ICs: (a) junction breakdown, (b) metal/via damage, (c) gate oxide damage

ESD & LUP Overview


Types of ESD models



HBM MM package 100pF, 1500 Ohm 200pF, 0 Ohm package (external source) 20V - 3.5A - 20N/250ns package 2NV - 1.33A - 10n/150ns 20V - 3.5A - 20N/250ns package IkV IkV IkV


CDM

package cap. vs. gnd (IC is part of stress model) 1kV - 10A - 1n/5ns



Human Body Model (HBM)


- Simulates a charged person touching an IC
- The capacitance of a typical human body is 100pF
- Discharge resistance is 1.5kOhm
- It is a relatively slow pulse with a 150ns time constant
- The goal is to pass 2kV in both positive and negative polarities of stress and all pin combinations





Machine Model (MM)


- Simulates a charged metallic handler touching an IC
- The capacitance is 200pF
- Arc resistance is 10-20 ohms
- It is an oscillatory pulse with a few tens of ns period
- Failure modes are similar to HBM mainly junction breakdown
- 2kV HBM is equivalent to ~200V MM






Charged Device Model (CDM)

- Simulates a triboelectrically charged device discharging through one pin to ground
- The capacitance is device/package dependent
- Resistance is very low; 1 ohm is used in the tester for consistency
- It is an oscillatory decaying pulse with a fraction of ns period
- Failure modes are usually dielectric breakdown
- Goal is to pass 500V; high speed pins may only pass 200V



Pulse shapes of the various ESD models


- HBM is the slowest pulse with a time constant of 150ns
- CDM is the fastest, yet the highest peak current pulse
- Because of the similar failure modes between HBM and MM most IC companies adopted a policy of just stressing for HBM and CDM





General configuration of IC Protection





- A network of diodes and ESD clamps provides the ESD discharge paths
- VDD1 to VDD2 back-to back (b2b) diodes although good for ESD are not desirable since they create dependency between power supplies
- The secondary ESD to VDD1 is not needed
- The resistor to both pFET and nFET of the output driver is replaced with nFET with RPO in the drain




IC Validator PERC Flow

SNUG INDIA 2024 13



Flow Chart







ICV PERC Flow

Different Modes


TOPO Check



LDL Check



P2P/CD Check



Rule Coverage




Topology Checks	Layout Driven Check	Effective Resistance	Current Density
(TOPO)	(LDL)	Check (P2P)	Check (CD)
Checks primary	Checks primary I/O	Checks primary I/O	Checks primary I/O
I/O ESD	ESD	ESD	ESD
Secondary	Power	Secondary	Secondary
IO ESD	Clamp	IO ESD	IO ESD
Power	Cross	IO/PG to	Power
Clamp	Domain	Clamp Path	Clamp Path
Cross	Gate Victim	Clamp to	Current Density
Domain ESD		Clamp Path	Check (CD)
Ground B2B	Latch-up	Ground B2B	Checks primary I/O
Diode		Diode Path	ESD
		PG Pad to Pickup Path	Secondary IO ESD

ICV PERC Flow



Debug Flow



BROADCOM[®] SII



ICV PERC Violations & Solutions

TOPO Check



Violation: ESD.NET.1gU


• Issue: Primary ESD protection missing for I/O pin

Load Results × Run Su	ummary × Ext <u>r</u> action Errors ×	PERC Res	ults ×	
📃 Search (Alt+E) 🔍 🖪 🔀	₩ ♠ ♣ № ₩ ½ ሺ ሺ ⊕ ⊖ <u>⊞N</u> e	t 🖵 🔣 Device	🖵 🔟 Pin 🖵 🔟	
Violation Browser				
Cell/Violation/Error	- Error	Flat Errors	Total Errors	
▼ SOC	3319	3319	3319	ID Obj Type Name Notes
LUP.WARN.4U	33	33	33	2 Err Port NET1 Tags: [io]
ESD.WARN.4.2gU	1	1	1	
ESD.NET.1gU	2	2	2	
NET2	1	1	1	
NET1	1	1	1	
ESD.NET.1.1gU	177	177	177	
ESD.CDM.B.2gU	2548	2548	2548	
ESD.CDM.B.1gU	4	4	4	
▶ ESD.CDM.6g	27	27	27	
ESD.CDM.4gU	1	1	1	
▶ ESD.9.0.1gU	220	220	220	
▶ ESD.8gU	4	4	4	
ESD.8.1gU	114	114	114	
▶ ESD.47gU	169	169	169	
ESD.45.0.1gU	11	11	11	
ESD.43gU	2	2	2	ESD.NET.1gU: For I/O pin ESD protection scheme, the primary ESD protection (1st ESD) devices ar required and it can be one of the following listed devices: (1) Drain-ballasted (Cascoded) NMOS (re
▶ ESD.31g	2	2	2	required and it can be one of the following listed devices: (1) Drain-ballasted (Cascoded) NMOS (re
ESD.15gU	4	4	4	
Info Rule Browser				[PRIMARYNMOS] missing primary MOS; [PRIMARYUPDIO] missing I/O->Power diode; [PRIMARYDOW
Cell/Rule/Object	✓ Info Flat Count			missing I/O->Ground diode
> SOC	296 296			Port

TOPO Check



Violation: ESD.NET.1gU



Solutions:

Topo check done in initial phase to check primary ESD protection.

SNUG INDIA 2024 20

Violation: ESD.DISTP2P

• Issue: BUMP to Clamp distance is more, resistance is more than spec.

Load Results \times	Run <u>S</u> umm	ary ×	Ext <u>r</u> act	ion Errors \times	PERC Re	sults ×	P <u>a</u> ra	asiti	c Pat	hs ×		
📃 Search (Alt+E) 🔾	🗙 🕮 🔛	⊕ ₽ •	🗙 🔁 🖾 🖄	(t _– <u>ED</u> evic	e 🖕 🔟 Pin		ort .	, <u>□</u> <u>P</u> E	ERC Re	sults 🖕	🔁 🗈
Violation Browser							6	5 X	Detai	ls		
Cell/Violation/Error				Error 🔺	Flat Errors	Total Erro	rs	•	ID	Obj	Туре	Name
▼ SOC				1897	1897	189	97		- 2	Err	Path	
 ESD.DISTP2P.1.3 				2	2		2		. 2		Port	NET2
Path 2: NET2			39.7581	1	1		1				Pin	I 93E8CAEF3294837/I 93E8CAEF13309946/I 93E8CAE
Path 1: NET2		.465 =	39.7401	1	1		1				Pin	I Q3E8CAFE32QA837/I Q3E8CAFE133QQA6/I Q3E8CAE
ESD.CDM.P.7gU				2	2		2				Pin	Highlight Path Fly Line
ESD.CDM.P.1.0g				2	2		2				Pin	CAF
ESD.CDM.P.4gU				3	3		3				Pin	Highlight Path Fly Line With Vprobe
ESD.CDM.P.7.1.2				4	4		4				Pin	
ESD.CDM.P.7.4g	gU			8	8		8				Pin	Highlight Nets
► ESD.8.1gU				10	10		10				Pin	
ESD.CDM.P.3gU				20	20		20				Pin	Select all of the same violation
ESD.CDM.P.5.1g	gU			27	27		27				Pin	
► ESD.14.5gU				30	30		30				Pin	PERC <u>P</u> ath Heatmap
ESD.CDM.P.8gU				32	32		32	:			Pin	I_35E0CHEF3234037/I_35E0CHEF13503340/I_35E0CAE
ESD.CDM.P.2gU				43	43		13	:			Pin	I 93E8CAEF3294837/I 93E8CAEF13309946/I 93E8CAE
ESD.CDM.P.9gU)			46	46		16				Pin	I_93E8CAEF3294837/I_93E8CAEF13309946/I_93E8CAE
► ESD.14.6gU				63 92	63 92		53				Pin	I_93E8CAEF3294837/I_93E8CAEF13309946/I_93E8CAE
ESD.CDM.P.10g	U						92		4			
ESD.14.8gU	ı			127	127 198	12 19			ESD	DISTP2	P.1.1.0g	U: Metal Bus resistance of R0 in ESD.DISTP2P.1.1gU <=
 ESD.CDM.P.1gU ESD.14.7gU 	,			198 1188	198	118	00			213112		
F ESD.14.790				1100	1100	110	50	•				
Info Rule Browser							6	9 🗙				
Cell/Rule/Object	🚽 In	fo	Flat Coun	t								
▹ SOC		363	36	3								







P2P Check

Violation: ESD.DISTP2P : PERC PATH HEATMAP


🗧 Highlight Path 💽 🔍
Colored by
Physical Layer 👻
Layers (45)
UNDEFINED_LAYER
VESD_CDM_P10_dev_
V AP
✓ ■ M0_A
✓ ■ M0_B
✓ ■ M1_B ▼ ■ M2 A
V M3 A
✓ ■ M3 B
✓ <u></u> M4
✓ 🖵 M5
🗸 📕 M6
✓ ■ M7
✓ ■ M8
Nets (1)

Highlight

 \checkmark

Hide VUE

Layer ID	Name	Туре	Contribution (%) 👻	R (Ω)
0	Total		100.000000	39.758100
20	M12	Conducting	67.290372	26.753373
19	M11	Conducting	25.038859	9.954975
18	M10	Conducting	6.753456	2.685046
45	VIA11	Via	0.224224	0.089147
44	VIA10	Via	0.214761	0.085385
31	n_odtap_io	Via	0.162031	0.064421
3	AP	Conducting	0.035155	0.013977
26	VD_MD_OD_N_IO	Via	0.031970	0.012711
34	VIA0	Via	0.029111	0.011574
16	M8	Conducting	0.020571	0.008178
7	M1_B	Conducting	0.018946	0.007533
33	RV	Via	0.017332	0.006891
15	M7	Conducting	0.015375	0.006113
14	M6	Conducting	0.014079	0.005598
42	VIA8	Via	0.013812	0.005492
13	M5	Conducting	0.013202	0.005249
35	VIA1	Via	0.010780	0.004286
12	M4	Conducting	0.010058	0.003999
37	VIA3	Via	0.010054	0.003997
36	VIA2	Via	0.009793	0.003894
9	M2_B	Conducting	0.009207	0.003661
11	М3_В	Conducting	0.008373	0.003329
41	VIA7	Via	0.008075	0.003211
21	MD_OD_N_IO	Conducting	0.007529	0.002993
40	VIA6	Via	0.005404	0.002149
39	VIA5	Via	0.004371	0.001738



Solutions: we moved bump closure to clamp to reduce the M11 and M12 resistance.

<u>PERC</u> Results \times Extraction Errors × Load Results \times Run <u>S</u>ummary × Pin Port Uio Cel

Violation: ESD.CDM*

P2P Check

• Issue: BUMP to Clamp resistance is out of specs.

🚍 🔤 😌 😫 🔀 🗶 🔛 🖾 🖾	€ 🤤 🗄	<u>N</u> et 🖵 🔣	<u>D</u> evice	🖉 Pin 🖵 🔯	Port 🖵 🗖	PERC Re	esults 🖕	24 🛛 🖬	
Violation Browser				6	🗵 Deta	ils			
Cell/Violation/Error	Error			tal Errors	ID	Obj	Туре	Name	
<pre>* SOC * ESD.CDM.P.1gU Path 61: X1711755 + 0.2519 = 0.6514 Path 132: X1711755 + 0.6616 = 1.0553 Path 193: X1711755 + 0.2202 = 0.6142</pre>	1	897 1 .98 1 1	1897 198 1 1	1897 198 1 1	ESD <= (nch R1 C	32 Err .CDM.P.1 _HIA18)	Path Pin Net Pin Pin Pin Pin Pin Pin Pin Pin R3. <=	PERC Path Heatmap I_93E8CAEF1217624/I_93E8CAEF26997 I_93E8CAEF1217624/I_93E8CAEF26997 I_93E8CAEF1217624/I_93E8CAEF26997 al Bus resistance of IOPAD to ESD dual dio Metal Bus resistance of IOPAD to ESD snap	de R1 & R3. back NMOS o account.
Info Rule Browser				٥	Path				
Cell/Rule/Object Info Flat Count									
▶ soc 363 363	3								

Parasitic Paths \times







Violation: ESD.CDM*

< Highlight Path	+ = ×	Contribution to Path Resistance 🔶 🗠						
🗄 😒 🔏 😌 💷 - 🗆 - 🗆 -		Layer ID	Name	Туре	Contribution (%) 👻	R (Ω)	4	
Calanadhu		0	Total		100.000000	1.055300		
Colored by		2	AP	Conducting	38.110293	0.402178		
Physical Layer	•	16	M10	Conducting	16.371720	0.172771		
1		10	M4	Conducting	11.008453	0.116172		
Layers (43)		9	M3_B	Conducting	7.971019	0.084118		
UNDEFINED_LAYER		29	n_odtap_io	Via	7.686878	0.081120		
	Cor Cor	7	M2_A	Conducting	3.177618	0.033533		
	Cor	34	VIA2	Via	2.745804	0.028976		
✓ ■ M1_A	Cor	36	VIA4	Via	1.929169	0.020359		
✓ 💻 M1_B	Cor	4	M0_B	Conducting	1.618626	0.017081		
✓ ■ M2_A	Cor	33	VIA1	Via	1.548119	0.016337		
✓ <u> </u>	Cor Cor	24	VD_MD_OD_N_IO	Via	1.461454	0.015423		
	÷	32	VIA0	Via	1.436966	0.015164		
		18	M12	Conducting	0.808833	0.008536		
Nets (1)		35	VIA3	Via	0.539968	0.005698		
✓ PRE_WUS		8	M2_B	Conducting	0.359760	0.003797		
		19	MD_OD_N_IO	Conducting	0.353838	0.003734		
		37	VIA5	Via	0.318662	0.003363		
		38	VIA6	Via	0.311403	0.003286		
Hide VUE	lighlight					× <u>c</u>	lose	

Solution: We reduced R3 resistance value by reducing route length of RDL







P2P Check

CD Check

Violation: ESD.CD*

Issue: minimum ESD current for primary ESD discharge path is

more than specs

Violation Browser	() ()	Detail	S									
Cell/Violation/Error E	Error 👻 Fl 📤	ID	Obj	Туре	Name			Notes				
▼ SOC	412	- 1	Err	Path)((mA) Ta	ads: [cd_io	primary mos,cd	io primary
✓ ESD.CD.1gU	299	-		Pin	PAD						30, 3826.1800)	_ro_primary
Path 1: X65 PAMultiple Sinks	1			Net				(,,		(,,	
Path 2: X51 PAMultiple Sinks	1			Pin	I 1275A4	49470303	/X973 DRN	(Sink) tndif	f sdi (114)	7.5460. 414	44.9800)	
Path 3: X31 PAMultiple Sinks	1	4										•
Path 4: X66 PAMultiple Sinks											harge path >= =	
Path 5: X85 PAMultiple Sinks Path 6: X18 PAMultiple Sinks	1										ed NMOS, power	
Path 7: X52 PAMultiple Sinks	1	and b	back to	back (b2	2b) diode. P	rimary ESD	discharge	current pat	h includes	: 1) Metal I	ine width connec	ting the
Path 8: X17 PAMultiple Sinks	1	"bond	a pad"	and the prime	primary ESL ary ESD devi	J device; 2) The M0_01		area in tr	eprimary i	ESD device; 3) Th	ne via
Path 9: X63 PAMultiple Sinks	î					1 Second			for the second sec	1		1
Path 10: X48 PMultiple Sinks	1			Layer 👻		CD	CD Limit			nength (µn		V2 (mV)
Path 11: X14 PMultiple Sinks	1	1			103.7022	50.2956	48.5000	11.7692	0.2340	90.7370	n/a 128.3516	123.3416
Path 12: X47 PMultiple Sinks	1	1			113.8502	55.2174	48.5000	12.9209	0.2340	90.7370	n/a 133.8519	128.3516
Path 13: X13 PMultiple Sinks	1	1			126.1877	61.2011	48.5000	14.3210	0.2340	90.7370	n/a 139.9482	133.8519
Path 14: X50 PMultiple Sinks	1	1		M	141.3970	68.5775	48.5000	16.0471	0.2340	90.7370	n/a 146.7793	139.9482
Dath 15: V15 D Multiple Ciple	1	1		M	184.6024	89.5321	48.5000	20.9505	0.2340	90.7370	n/a 154.5297	156.2019
Info Rule Browser	6	1			160.4254	77.8063	48.5000	18.2067	0.2340	90.7370	n/a 154.5297	146.7793
	Flat Count	1	1	M	120.4090	58.3984	48.5000	13.6652	0.2340	90.7370	n/a 159.8678	162.5392
		1		M	101.1193	49.0428	48.5000	11.4760	0.2340	90.7370	n/a 158.7735	163.2206
> soc 298	290	1			163.6519	79.3712	48.5000	18.5728	0.2340	90.7370	n/a 152.4050	157.4539
		1		M	142.2894	69.0104	48.5000	16.1484	0.2340	90.7370	n/a 145.5308	152.4050
		•										•
		ESD	Netwo	rk Report	t Details							
•) F											




CD Check

Violation: ESD.CD*

		(%) *
Max: Min:		197.0544 0.0000
/ 📕 >		100.0000
<=	1	100.0000
<=		75.0000
<=		50.0000
=>	•	25.0000
V	Conducti	ng


#	Name	Contribution (%) 🔻	Effective R (Ω)
0	TOTAL	100.000000	0.380786
42	AP	51.205770	0.194984
20	n_odtap_io	8.680457	0.033054
34	M4	6.534349	0.0248819
27	VIA4	4.407530	0.0167833
28	VD_MD_OD_N_IO	3.998986	0.0152276
23	VIA3	2.311133	0.00880047
11	M1_A	1.971024	0.00750538
39	M1_B	1.967556	0.00749218
32	VIA0	1.676174	0.00638263
35	M3_A	1.626186	0.00619228
25	M3_B	1.624168	0.0061846
21	RV	1.345769	0.0051245
29	VIA2	1.324656	0.0050441
43	M2_A	1.298792	0.00494562
38	M2_B	1.294353	0.00492871
2	MD_OD_N_IO	0.982538	0.00374136
41	VIA5	0.950622	0.00361983
17	VIA6	0.925063	0.00352251





CD Check

Violation: ESD.CD*



Solution: We reviewed the violations, violations on RDL/PG connections are fixed by increasing width of layers.

Violations inside IP/IO PADs reviewed with designers.



SNUG INDIA 2024

27

Solution:

- $_{\odot}\,$ We reviewed violations with design team and vendors.
- Violations which needs Devices/Guard-rings covered by LUP dummy layer are waived.

Solution:

Load Results ×

LUP.2.0.1U: The N+/P+ guard-ring for LUP.2 should be tied to power/ground accordingly. a. ACT RWSTRAP OD injector] connect to ultra-low noise signal pin. For the detail of ultra-low noise OD by LUPIEDMY **EXAMPLE**. It is not recommended to use LUPIEDMY before sillicon proven. d. Devices

Side Cell: PSUDD TOP Rectangle: 32767:52767 Segment: 2/4 Length: 16.105 um Relativo: LUP.2.0.10 % Ccoris: (147.834,3807.049)-(163.94,3807.049) Hierarchy: /LUP.2.0.10_8

Issue: LUP.2*U, LUP.1*U, LUP.14* violations reported related to N+/P+ guard-ring and their tied connection to power/ground

PERC Results ×

🗏 🍸 Show All 🖕 Search (Alt+E🔍 🛂 🔀 📶 🛱 🕀 🗨	() 🕈 🦊 👷 🔛 🔛 🔛 🔛		
Violation Browser			
Top-cell/Violation/Function	Error 🗸	Waive	Total Err
▼ SOC	257,679	158	257,8
ESD.CDM.C.2gU	244,381	0	244,3
ESD.CDM.2gU	9,505	0	9,5
▶ LUP.2.0.1U	3,287	0	3,2
▶ LUP.1.0.1U	149	0	1
▶ LUP.14.0.1U	139	0	1
layout_grid_errors:non_45_edge	138	0	1
▶ ESD.43.1gU	28	0	
▶ ESD.CDM.1gU	22	0	
▶ LUP.2.1U	21	0	
ESD.CDM.C.3.2gU	6	0	
▶ ESD.9.5gU	2	0	
violation Detail			
LUP.2.0.1U: The $N+/P+$ guard-ring for LUP.2 should b	e tied to power/ground ac	cordinal	, a. ACT

Run Summary ×

LDL Check Violation: Latch-up


Extraction Errors ×







IO Ring ESD Fixes

IO Ring SSO Ratio/PG IO distribution








IO Ring ESD Fixes

Bump Dept has reduced for Signals




VSSIO VSS

green

purple

IP ESD Fixes






M9 (39) VIA9 (59) M10 (40) VIA10 (60) M11 (41) VIA11 (61) M12 (42) RV (85) AP (74)



ESD, Bump Position and RDL routes for IP (e.g PLL) is important

Other useful reports

esd_network_report



- perc_report/perc_configs.txt, pcgroups.txt
- run_details/block.rules : list of executed rules






PERC MODEs	CPU	Run time	Comment
ТОРО	8	4 hrs	
LDL	8	3 hrs	Input Mode- Layout
P2P (full path & heatmap)	8	17 hrs	Need more computing resource #define CHECK_FULL_PATH_P2P #define P2P_HEATMAP_ENABLE
P2P (without full path, heatmap)	8	7 hrs	
CD (full path)	8	6 hrs	Need more computing resourc e "#define CHECK_FULL_PATH_ CD

Run time Details









- ICV PERC reduces the Risk of Costly Failures and Delays
- The ICV PERC Features helped us in SoC ESD reliability signoff are mainly Path HEATMAP visualizer, calculation of resistance contribution by layer, diverse types of detail reports for root cause analysis.
- ICV PERC was significantly important for our soc ESD LUP reliability signoff of our 7nm designs as it checked issues of designs which is not checked with signoff DRC check

Acknowledgement



- We thank "Akhil, Bhavani & Soumyajit " from Synopsys team for valuable support.
- We thank "Sachin Bastimane" from Broadcom.

References

- <u>https://solvnet.synopsys.com/</u>
- ICV PERC / IC Validator User Guide
- TSMC 7nm Design Rule Manual
- Synopsys document on ICV PERC




THANK YOU

dinesh.londhe@broadcom.com

Our Technology, Your Innovation[™]

sunil.kharate@broadcom.com

IO Ring ESD Fixes



Generic Power PADs ESD Strategy

Other useful reports

perc_report/perc_configs.txt

*** User defined Config ***

LVS_RUNSET	
	_ESD_LU/NEW_SETUP/1P12M_1X1Xa1Ya4Y2Yy2R/DFM_LV
	S_RC_ICV_N7_1p12M_1X1Xa1Ya4Y2Yy2R_ALRDL.1.2b.p
	erc
NXTGRD FILE	
	_ESD_LU/NEW_SETUP/cln7_1p12m_1x1xa1ya4y2yy2r_m
	im ut-alrdl typical.nxtgrd
İ	
CD_PRE_CHECK	False
CHECK_FULL_PATH_P2P	True
CHECK_PICK_UP_P2P	True
DISABLE_IODMY	False
ISABLE_PG_SANITY_CHECK	False
DISABLE_XDOMAIN_ALL	True TRUE
ENABLE_R0_CHECK EXPORT ONE VICTIM	False
GROUP PWR CLAMP	A
Hi CDM	True
INPUT MODE	LAYOUT MODE
INT PWR LIMIT	10000
LAYOUT FORMAT	OASIS
	False
METAL_STACK	1P12M_1X1Xa1Ya4Y2Yy2R
NETLIST_FORMAT	SPICE
P2P_HEATMAP_ENABLE	True
P2P_PRE_CHECK	False
PC_GROUP_DISTANCE	5
PC_GROUP_FILTER	100
PC_GROUP_WIDTH	2000
REF_OBJ_COUNT	False
USER_STARRC_OPTIONS	starrc options p2p a.txt
P2P	True

BROADCOM' Snug

/perc_reports/*

perc_configs.txt
pcgroups.txt
esd_network_report.txt
esd_network_report.html
p2p_topo_violation.txt
p2p_results.xls
p2p_results.txt
p2p_results.html

Other useful reports



perc_report/pcgroups.txt

POWER CLAMP GROUP: RC_CORE_VDD (Power) -> RC_VSSD (Ground)

RC_CORE_VDD

PCGroup_172 (width=2237.760000; x=610.000000; y=2490.000000; device count=4320, [nch_svt_mac]) [nmos] PCGroup_173 (width=2237.760000; x=690.000000; y=2830.000000; device count=4320, [nch_svt_mac]) [nmos]

RC_VSSD

.....

POWER CLAMP GROUP: VDDIO_A (Power) -> VSS (Ground)

VDDIO_A

PCGroup_90	(width=2033.982	2000; x=920.	000000; y	=4090.00	90000; d	device c	ount=3519, [nch_18_mac]) [nmos]
PCGroup_91	(width=2033.982	2000; x=1080	.000000;	y=4090.0	00000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_92	(width=2033.982	2000; x=1125	.000000;	y=4090.0	00000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_93	(width=2033.982	2000; x=1235	.000000;	y=4090.0	00000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_94	(width=2033.982	2000; x=1305	. 000000;	y=4090.0	900000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_95	(width=2033.982	2000; x=1380	.000000;	y=4090.0	900000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_96	(width=2033.982	2000; x=1450	.000000;	y=4090.0	900000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_97	(width=2033.982	2000; x=1540	.000000;	y=4090.0	900000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_98	(width=2033.982	2000; x=1585	. 000000;	y=4090.0	900000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_99	(width=2033.982	2000; x=1650	.000000;	y=4090.0	900000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_100) (width=2033.98	82000; x=177	9.00000;	y=4090	. 000000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_101	(width=2033.98	82000; x=184	5.000000;	y=4090	.000000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_102	? (width=2033.98	82000; x=200	9.00000;	y=4090	. 000000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_103	3 (width=2033.98	82000; x=206	0.00000;	y=4090	.000000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_104	(width=2033.98	82000; x=226	5.000000;	y=4090	.000000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_105	6 (width=2033.98	82000; x=236	0.00000;	y=4090	.000000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_106	6 (width=2033.98	82000; x=246	0.00000;	y=4090	.000000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_107	/ (width=2033.98	82000; x=259	5.000000;	y=4090	.000000;	device	count=3519,	[nch_18_mac])	[nmos]
PCGroup_108	(width=2033.98	82000; x=270	5.000000;	y=4090	. 000000;	device	count=3519,	[nch_18_mac])	[nmos]



Sample run esd check command

