

## **Hybrid Linting:**

An efficient method to overcome challenges with Structural Linting in Arithmetic Overflow Verification

Esra Sahin Basaran and Kai-wen Chin Renesas Electronics

2

## Agenda

- Arithmetic Overflow Verification Challenge
- Arithmetic Logic Categories
- Formal LINT for Each Category
- Pitfalls in Explicit Signed Logic
- Conclusion



## **Arithmetic Overflow Verification Challenge**

## Arithmetic Overflow Verification Challenge



input [3:0] A; input [3:0] B; output [3:0] Y;

assign Y[3:0] = A[3:0] + B[3:0];

- RHS width is 5-bit, including carry
- LHS width 4-bit
- LHS is not wide enough  $\rightarrow$  Overflow!

- Arithmetic overflow verification:
  - Unsigned arithmetic
  - Signed arithmetic
- Traditional methods can be inefficient:
  - **Dynamic simulation:** Hard to be exhaustive
  - Structural LINT: Lots of false negatives

#### SNUG EUROPE 2024 5

RENESAS

## Arithmetic Overflow Verification Challenge

- Formal LINT = Structural LINT + Formal Verification
  - Auto-generated SystemVerilog Assertions for Formal Verification
- Formal LINT looks promising
  - But…
  - The presentation provides its prerequisite



## **Arithmetic Logic Categories**

## Arithmetic Logic Category



## Unsigned Logic

- The design implements unsigned arithmetic
- No "signed" keyword
- "Part select syntax" could be used for readability
- Manual "zero-padding" at MSBs could be used for readability
- Example

wire [3:0] FUL\_U1A, FUL\_U1B; // Variables are intended to be unsigned. wire [4:0] Y\_U1A = FUL\_U1A + FUL\_U1B; wire [4:0] Y\_U1B = FUL\_U1A[3:0] + FUL\_U1B[3:0]; wire [4:0] Y\_U1C = {1'b0,FUL\_U1A[3:0]} + {1'b0,FUL\_U1B[3:0]}; wire [4:0] Y\_U1D = {1'b0,FUL\_U1A} + {1'b0,FUL\_U1B};

## Arithmetic Logic Category



### • Explicit Signed Logic

- The design implements signed arithmetic
- Signed variables are declared using "signed" keyword
- No part-select syntax for explicit signed variables
- No manual sign-extension for explicit signed variables

### • Example

```
wire [3:0] FUL_U1A; // Variable is intended to be unsigned
wire [3:0] FUL_U1B; // Variable is intended to be unsigned
wire signed [3:0] FUL_S1C; // Variable is intended to be signed and declared explicitly
wire signed [3:0] FUL_S1D; // Variable is intended to be signed and declared explicitly
wire signed [4:0] Y_S1A = FUL_U1A + FUL_U1B;
[4:0] Y_S1B = FUL_S1C + FUL_S1D;
```

## Arithmetic Logic Category



### Implicit Signed Logic

- The design implements signed arithmetic
- No "signed" keyword. Variable signedness is implied by its consuming logic.
- Manual sign-extension for implicit signed variable must be used for correctness
- Part-select syntax could be used for readability
- Manual zero-padding at MSBs could be used for readability (for unsigned variables)

### • Example

```
wire [3:0] FUL_U1A; // Variable is intended to be unsigned
wire [3:0] FUL_S1B; // Variable is intended to be signed but not declared explicitly
wire [4:0] Y_S1A = FUL_U1A + {FUL_S1B[3],FUL_S1B};
wire [4:0] Y_S1B = {1'b0,FUL_U1A} + {FUL_S1B[3],FUL_S1B};
wire [4:0] Y_S1C = {1'b0,FUL_U1A[3:0]} + {FUL_S1B[3],FUL_S1B[3:0]};
```



## **Formal LINT for Each Category**

## Formal LINT for Unsigned Logic



- HLF\_U1A, HLF\_U1B and Y\_U3A are all unsigned 4-bit → Overflow?!
- HLF\_U1A and HLF\_U1B both reduced to half range by logic
- Formal LINT proves Y\_U3A has no overflow issue

```
output [3:0] Y_U3A;
input [3:0] FUL_U1A, FUL_U1B;
wire [3:0] HLF_U1A = (FUL_U1A > 7) ? 7 : FUL_U1A;
wire [3:0] HLF_U1B = (FUL_U1B > 7) ? 7 : FUL_U1B;
assign Y U3A = HLF U1A + HLF U1B;
```

LHS value range : 15~0 RHS value range : 7~0 + 7~0 = 14~0 Structural LINT : Violation Formal LINT : Proven

Value ranges are clamped to test the behavior difference between Structural LINT and Formal LINT.

## Formal LINT for Explicit Signed Logic



- All variables declared "signed" explicitly
- HLF\_S1A, HLF\_S1B and Y\_S3F are all signed 4-bit → Overflow?!
- HLF\_S1A and HLF\_S1B both reduced to half range by logic
- Formal LINT proves Y\_S3F has no overflow issue

```
output signed [3:0] Y_S3F;
input signed [3:0] FUL_S1A, FUL_S1B;
wire signed [3:0] HLF_S1A, HLF_S1B;
assign HLF_S1A = (FUL_S1A > 3) ? 3 : (FUL_S1A < -4) ? -4 : FUL_S1A;
assign HLF_S1B = (FUL_S1B > 3) ? 3 : (FUL_S1B < -4) ? -4 : FUL_S1B;
assign Y_S3F = HLF_S1A + HLF_S1B;
```

LHS value range :  $7 \sim -8$ RHS value range :  $3 \sim -4 + 3 \sim -4 = 6 \sim -8$ Structural LINT : Violation Formal LINT : Proven

## Formal LINT for Implicit Signed Logic



- All variables are intended to be signed but aren't explicitly declared as signed
- The design is correct because HLF\_S1e and HLF\_S1f are reduced to half range
- Formal LINT treat both operands as unsigned and flag error

Formal LINT : Violation



#### The key issue is variable's signedness information

Category	Pitfalls	Formal LINT limitation		
Implicit Signed Logic	None	<ul> <li>Limitation: Lack of variable signedness information</li> <li>Formal LINT currently may not accurately analyze</li> <li>Work-in-progress</li> </ul>		
Explicit Signed Logic	Many	<ul> <li>No showstopper for Formal LINT</li></ul>		
Unsigned Logic	None	<ul><li>No limitation</li><li>Formal LINT is fully capable</li></ul>		



## **Pitfalls in Explicit Signed Logic**

## Pitfall in Explicit Signed Logic



- Verilog-2001 and 2005 defined syntax for signed arithmetic.
- However, designers must be aware of some rules to avoid incorrect design.
- Refer to Verilog-2005 LRM:
  - Section 3.5.1 Integer constants
  - Section 5.1.2 Binary operator precedence
  - Section 5.1.3 Using integer numbers in expressions
  - Section 5.1.6 Arithmetic expressions with regs and integers
  - Section 5.1.7 Relational operators
  - Section 5.1.8 Equality operators
  - Section 5.1.12 Shift operators
  - Section 5.4 Expression bit lengths
  - Section 5.5 Signed expressions

### Pitfall 1: Signed-to-unsigned conversion Due to mixture of signed and unsigned in expression



### Example:







### **Example**:

wire		[3:0]	U4b_	0 =	4'b0100;	//	+4
wire	signed	[3:0]	S4b	0 =	4'b0100;		+4
wire	signed	[3:0]	S4b_	1 =	4'b1111;	//	-1

Due to mixture of signed and unsigned in expression

wire Y 0 =  $(S4b \ 0 \ge S4b \ 1); // Y \ 0 = 1$  (simulation result)

wire Y 1 = (U4b 0 >= S4b 1); // Y 1 = 0 (simulation result)

U4b\_0 is interpreted as +4 S4b 1 is interpreted as +15 because it is converted into unsigned

### Pitfall 2: Signed-to-unsigned conversion Due to concatenation



- Signed variable will be automatically sign-extended.
- However, manual sign-extension will cause signed-to-unsigned conversion

### **Example:**



### Pitfall 3: Signed-to-unsigned conversion Due to part-select

#### Example:



They will be automatically zero-padded instead of sign-extended



## Pitfall 4: Sign Casting



- To avoid signed-to-unsigned conversion, we can use \$signed().
- However, pitfall again...
  Example:
  wire [3:0] A\_U4b;
  wire signed [3:0] B\_S4b;
  wire signed [5:0] X\_S6b = A\_U4b + B\_S4b; // Signed-to-unsigned conversion
  wire signed [5:0] Y\_S6b = \$signed(A\_U4b) + B\_S4b; // Bad sign casting
  wire signed [5:0] Z\_S6b = \$signed({1'b0,A\_U4b}) + B\_S4b; // Good sign casting

### Solution: Zero-padding before sign-casting

## Pitfall 5: Signed Constant



4'd8 is unsigned. A\_S4b is converted into unsigned due **Example:** to mixture of signed and unsigned wire signed [3:0] A S4b; variables. wire signed [5:0] X S6b = A S4b + 4'd8; Use a signed constant to keep A\_S4b as signed. wire signed [5:0] Y S6b = A S4b + 4'sd8; "4'sd8" is actually "-8" as a signed number. wire signed [5:0] Z S6b = A S4b + 5'sd8; This is the right way to do it! Value range of 4-bit signed constant :  $+7 \sim -8$ Value range of 5-bit signed constant : +15 ~ -16

## Pitfall 6: Interim Result overflow



### Example:

wire [3:0] B = 4'b0011; wire [3:0] C = 4'b1110; wire [3:0] Y2 = (B+C) >>> 1; // Y2 = 4'b0000 wire [3:0] Y4 = (B+C) / 2 ; // Y4 = 4'b1000

"B+C" evaluated as 4-bit

• Refer to Verilog-2005 LRM:

Table 5-22—Bit lengths resulting from self-determined expressions

Expression	Bit length	Comments	
i op j, where op is: >> << ** >>> <<<	L(i)	j is self-determined	

Constant "2" is 32-bit. "(B+C)/2" is evaluated as 32bit expression. Result is correct.

## Solution: VC SpyGlass



Check Items		LINT Type	VC SpyGlass Coverage	SpyGlass Rule
Signed-to-unsigned conversion	Due to mixed signed and unsigned operands	Structural	Covered	SignedUnsignedExpr-ML
	Due to part-select	Structural	Covered	SignedUnsignedConvert-ML
	Due to concatenation	Structural	Covered	SignedUnsignedConvert-ML
Bad sign-casting		Formal	Covered	SignedSysFuncUsage-ML
Bad signed constant		Structural	Covered	LiteralUnderflow-ML LiteralOverflow-ML
Interim result overflow		Formal	Part of Roadmap	
Arithmetic overflow		Formal	Covered	SignedUnsignedExpr-ML W164a NegativeValueInfer-ML W110
		Hybrid Linting		SNUG EUROPE 2024 25





## Conclusion

- Formal LINT is not efficient for Implicit Signed Logic
- Formal LINT is a promising verification solution for Unsigned Logic and Explicit Signed Logic
- Our DvCon Paper covered details of the pitfalls as well



RENESAS







[1] "IEEE Standard for Verilog Hardware Description Language," in IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001), vol., no., pp.1-590, 7 April 2006, doi: 10.1109/IEEESTD.2006.99495.

[2] "IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language," in IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012), vol., no., pp.1-1315, 22 Feb. 2018, doi: 10.1109/IEEESTD.2018.8299595

[3] Dr. Greg Tumbush, "Signed Arithmetic in Verilog 2001 – Opportunities and Hazards," in DVCON 2005



## Questions?



# THANK YOU

Our Technology, Your Innovation<sup>™</sup>

٠