

Using Synopsys Machine Learning and AI tools to optimize PPA with reduced designer effort

Caspar Röper - SoC Backend Engineer Dream Chip Technologies GmbH

Who we are

- **Who we are**
- Testing Machine Learning Macro Placement (MLMP)
- Determining minimum diesize
- Using Design Space Optimization AI (DSO.ai) to improve power
- Conclusion
- Chip solutions from spec to GDSII
- Focus on vision processing, automotive
- ~120 Employees across 4 sites
- Founded in 2009, history goes back to 1990
- Tiny Broadcast cameras, full systems & software

Dream Chip Technologies

Our company

- starting from image sensor data
- Machine and human vision output
- Low power consumption
- Low compute resource requirements (< 5 MIPS / frame)
- Low area requirements
- Very low latency

• Complete pipeline **Dream Chip Technologies**

Our ISP IP

bayer pattern 8 – 20 bit, potentially comp^t black level video video detect/ $\left(\begin{array}{c} \text{black level} \\ \text{detect/} \end{array}\right)$ $\left(\begin{array}{c} \text{LUT 2D} \\ \text{de-gamma} \\ \text{de-compress} \end{array}\right)$ detect/ compens.

Testing MLMP

- Who we are
- **Testing Machine Learning Macro Placement (MLMP)**
- Determining minimum diesize
- Using Design Space Optimization AI (DSO.ai) to improve power
- Conclusion
- Our ISP, synthesized in 7nm technology
- 113 memories of various sizes
- \cdot ~ 1.25M stdcell instances
- First, manually created floorplan

- placement (not MLMP)
	- Same area
	- Same netlist
	- Similar pin positions
- Works…
	- Timing is clean
	- Only few Design Rule Check (DRC) violations
- …but
	- Pin access is obstructed
	- No continuous stdcell area

Testing Machine Learning • Automated RAM Macro Placement (MLMP)

Manual floorplan Manual floorplan Automated Placement

- Machine Learning Macro Placement (MLMP)
	- Will create parallel placement jobs (12 here)
	- Will iterate on the best one & improve it further
	- Controllable via parameters (placement on_edge / hybrid)
- Works…
	- Timing is clean
	- Few DRC violations
- …and with some tuning
	- Pins are accessible
	- Continuous stdcell area

Manual floorplan MLMP

SYNOPSYS®

- Machine Learning Macro Placement (MLMP) can create memory placements that fulfill following criteria when compared to human designs:
	- Similar timing performance
	- Similar amount of design rule violations
	- Have no pin access issues
	- Have a continuous stdcell area
- This is important because
	- It can save us manual design work
	- **It should allow us to automatically determine a reasonable layout for any floorplan size**
- Machine Learning Macro Placement (MLMP)
	- Reduced area (-13%)
	- Same netlist
	- Similar pin positions
	- Target frequency doubled
- Timing violated, but probably fixable
	- < 100 Failing end points for setup / hold
- Some problems with congestion
	- 820 DRC violations

Manual floorplan MLMP, reduced size

Dream CHIP

- Who we are
- Testing Machine Learning Macro Placement (MLMP)
- **Determining minimum diesize**
- Using Design Space Optimization AI (DSO.ai) to improve power
- Conclusion

- Since MLMP can create usable floorplans automatically, we should be able to determine minimum floorplan size by providing only a small number of variable inputs:
	- Width
	- Height
	- Pin positioning is derived from height
- To measure if a floorplan size is feasible, we need some metric to compare them
	- We chose congestion
- This could be done manually or in a scripted fashion, but preferably, a tool should do the work & evaluation for us
- Design Space Optimization AI (DSO.ai) can do that
	- User provided input parameters (or defaults) are changed per-run
	- Runs are executed and evaluated based on a given metric / cost function
- Baseline flow is needed first, of course

DSO.ai – Design Space Optimization Loop

Uses reinforcement-learning to navigate the design-technology solution space

• Our setup for DSO.ai

- Width & Height as parameters
- Can take four discrete values
- All other parameters fixed
- Macro placement is done by MLMP, starting & evaluating runs is done by DSO.ai
- \rightarrow 16 possible combinations + baseline run = 17 runs in total
- − Only metric of interest is congestion in this scenario
- Beware: DSO.ai will start 17 variants. In each, MLMP will create several placement jobs (12 in our case) for a total of 17x12=204 placement jobs – assuming 16 threads per job, that are 3264 threads \rightarrow sufficient compute resources are needed
- Result is the distribution of reported congestion over calculated diesize
- From the results, diesizes below certain area are not worth pursuing

SYNOPSYS®

Determining minimum diesize

- Who we are
- Testing Machine Learning Macro Placement (MLMP)
- Determining minimum diesize
- **Using Design Space Optimization AI (DSO.ai) to improve power**
- Conclusion

- Switching over to "next" generation of our ISP
	- Stdcells: 1.25 M insts \rightarrow 1.35 M insts
	- Memories: 113 insts \rightarrow 190 insts
- Task: Improve Power, Performance & Area (PPA)
- Use automation where possible
- MLMP used to create an initial floorplan
- At nearly 70% memory area, MLMP did create a floorplan with several 'holes'
- So MLMP placement was used as starting point for manual refinement

MLMP Manually refined floorplan

- Our setup for DSO.ai
	- Width and height fixed (using manually refined floorplan with MLMP as starting point)
	- Optimization targets are
		- Setup register to register worst negative slack (R2R_WNS)
		- Stdcell power (active + leakage)
	- − For each of the "compile", "clock" and "route" steps, 20 runs are started
	- − 16 threads used per run
- Beware: In this config, DSO.ai will start 20 jobs in parallel. That means 20x16=320 threads are used – again, sufficient compute resources are needed
	- The three phases ("compile", "clock" and "route") are run in order, i.e., the "clock" phase is only started once all "compile" runs are done
	- If one of the "compile" runs is done on a slower machine, this delays the whole DSO run
	- Therefore, homogenous compute servers should be used
- Starting from the baseline, reductions of 11% in stdcell leakage power are possible
- Very little variance in dynamic power
- At the same time, achievable frequency (PBA_R2R_WNS) slightly improves
- PBA_R2R_WNS would have been a better metric, as it is less pessimistic

dso shell> report session results -anchor baseline -num runs 20

Conclusion

- Who we are
- Testing Machine Learning Macro Placement (MLMP)
- Determining minimum diesize
- Using Design Space Optimization AI (DSO.ai) to improve power
- **Conclusion**

Conclusion

• MLMP

- Can create floorplans competing with human designed ones
- For designs with high memory area / stdcell area ratio, MLMP has its limits
- Still, it can be helpful as a starting point to create a refined floorplan
- DSO.ai
	- Can help run parameter exploration
	- Needs correct setup
		- Working base flow
		- Proper selection of cost function is critical
	- Can be used to improve PPA with little designer intervention
- Both
	- Trade designer effort for compute runtime

THANK YOU

YOUR INNOVATION *YOUR* COMMUNITY

SNUG EUROPE 2024 23