

Showcasing Efficient Low-Power Techniques Using RISC-V CPU Cores with DC-NXT And ICC2 Using GF's 22FDX-PLUS Technology

Farid Labib, SMTS Application Engineering GlobalFoundries

snug

- -Introduction
 - -Motivation, Test Vehicle, Tools & Scripts
- -Focus On
 - -Area Reduction (ICC2)
 - -Low Power Implementation Techniques (DC-NXT, ICC2)
- -Verification
- -Tips & Tricks
- -Issues & Solutions
- -Conclusion / Outlook



Introduction Motivation, Design & Technology, Tools & Scripts

SNUG EUROPE 2024

Motivation

Efficiency in Low Power Implementation is key towards the targeted PPA

- \succ Technology, and optimized IP can contribute significantly \rightarrow But ...
 - Special std-cell architecture and multi-voltage components, require special handling
 - Tools need to be guided to get most out of the deliveries

Thus, providing GF Customers with a demonstrator how to unfold the potential of a technology and respective IP, is key

- ✓ Script set tuned to play well with the respective technology and IP
- ✓ Evaluated in collaboration with the EDA and IP Vendor
- ✓ Reduces trial & error cycles
- The motivation for presenting at SNUG
 - ✓ Sharing *generally applicable* best practices, tips & tricks, with the broader user community
 - ✓ Sharing issues and workarounds



Design & Technology

Need of a complex enough, and sharable, design example

- > "PULP KRAKEN" SoC by ETH Zurich → focus on "Compute Cluster"
- \succ 4 RISC-V CPU cores → Ideal for splitting into switchable domains
 - ✓ Shared Bank of Tightly Coupled Memories (TCM) and related control logic → Real design with memories

uDMA

1/0

CTRL

GPIO

Toplevel

APB

CTRL

RI5KY

PMC

Logarithmic Interconnect

L2 TCDM

- \checkmark Open-source \rightarrow Can be shared with our Customers
- \checkmark Not too complex \rightarrow Acceptable runtime for a demonstrator
- > 22FDX-PLUS, 22nm fully depleted SOI (FDSOI)
- Stack: 6 routing layers, one thick layer
- Cell Libraries:
- Ultra-dense / ultra-low power cell architecture
- Multi-height cells, such as multi-bit flip-flops
- Retention flip-flops, switch cells, isolation cells, always-on buffers
- Dual-rail memory
- Adaptive Body Bias (ABB)





Compute Cluster

RI5KY | RI5KY

RI5KY RI5KY

Crossbar

Tools, Scripts

Tools

- DC-NXT (2022.12-SP7)
- ICC2 (2022.12-SP6-T-20231012)
- Redhawk In-Design (2022 R2.3)
- Formality (2022.03)
- PEX, STA, ICV (not subject of this presentation)

RM-Scripts

- DC-NXT: U-2022.12-SP4
- ICC2: U-2022.12-SP6





Area Reduction in ICC2

mixed preferred routing direction, density control

Area Reduction in ICC2

#1 mixed preferred routing directions

Different IP may come with different preferred routing directions (layout & pin shapes)

- > Area optimized std-cells \rightarrow HVH *)
- ➢ Memory macros → VHV **)

What to consider:

- ✓ Power mesh in the different areas ("HVH" and "VHV")
- $\checkmark\,$ Power mesh alignment in the transition from "HVH" to "VHV"
- ✓ Signal routing over the macros (avoid potential fringe caps)

Alternatives:

 Compilers with option to flip preferred routing direction scheme, and block certain layers to avoid fringe cap issues





8

Area Reduction in ICC2 #2 density control – key contributors

Area optimized std-cells can come with dense and special pin layout

- ✓ Routing track alignment for optimal pin access
 → To align lowest metal tracks with std-cell pin layout
 - > Command set_wire_track_pattern
- \checkmark Controlling of cell density under power mesh
 - \rightarrow To avoid congestions under pg-structures
 - > App options

place.common.pnet_aware_density/layers

- Controlling overall utilization for optimal cell density w/o running into congestions
 - \rightarrow Look out for PLACE-027 messages place_opt.log file
 - \rightarrow Use defaults to start with

App options

place.coarse.auto_density_control/max_density



Area Reduction in ICC2 – Results

snug

- ✓ Efficient use of the std-cell area by utilizing the right app options *)
- ✓ Efficient routing over the macros by utilizing routing guides and pg-scheme alignment *)





Low Power Implementation Techniques DC-NXT and ICC2

partitioning, switch cells, retention, mesh alignment...

Low Power Implementation Techniques

To Demonstrate Multi-Voltage Usage and Energy Efficiency

- ✓ Switchable RISC-V Cores (domain separation, power switches and isolation)
- ✓ Retention of control logic (energy efficiency)
- ✓ Two backup power schemes
- ✓ Adaptive Body Bias (dealing with bias routes)
- ✓ VSS, VNW and VPW is shared
- ✓ Utilizing power modes of SRAMs

There is always a tradeoff to be made, overhead of the applied techniques versus power savings.







Low Power Implementation Techniques Considerations for Synthesis w/ DC-NXT

• Power intent fully coded in UPF 2.1 (prime flow used), and Body-Bias enabled

```
set_design_attributes -elements {.} -attribute enable_bias true
...
create_supply_set ss_vdd \
    -function {nwell NET BIAS VNW N} -function {pwell NET BIAS VPW W} -update
```

 For proper DFT insertion ensure that retention enable pins (Save/Restore), are set to a mode, where scan chains are traceable

```
set_dft_signal -view existing_dft -type Constant \
    -port [list {ret_en0 ret_en1 ret_en2 ret_en3}] -active_state 1
```

For proper always-on-buffering be careful with "dont_use" list specifications;
 → Usage of Always-On buffers also require always-on inverters to be present in the use-list







Ground and body-bias is shared between all domains

*) Mainly manually; automation not scope of this exercise (\rightarrow outlook) SNUG EUROPE 2024 14

snug

Memory

Banks

3/4

Domain

pd core0

Low Power Implementation Techniques

Creating Switchable Power Domains, Floorplaning Voltage Areas

Low Power Implementation Techniques

Switchabl

Domain "pd core2"

Transition from Always-On to Switchable Domains

create_power_switch	SW2 \
-domain	pd_core1 \
-supply_set	ss_vdd2 \
-input_supply_port	{VDDP ss_vdd.power} \
-output_supply_port	"VDDC ss_vdd2.power" \
-control_port	"EN pwr_off2" \
-on_state	$P_on VDDP \{!EN\} $
-off_state	{P_off {EN}

```
compile_boundary_cells -voltage_area ...
```

create_tap_cells <mark>-voltage_area</mark>...

- Separate Voltage Areas
- Separate Boundary and Tap Cells
- Always-On M6 VDD and VSS down to M1
- Switchable: M6 VDD "floating", only VSS down to M1

Note: Body-Bias supply nets are shared



snug

Low Power Implementation Techniques

Insert Power Switch Arrays

Alignment of switch cells with primary mesh (always-on)

```
create_power_switch_array -
lib_cell ... \
 -pg_straps [get_shapes \
 -filter "tag==C4_mesh_VDD"]
...
```



Use "tags" to identify pg-objects (for various purposes)



Alignment of secondary mesh with switch outputs (calculating based position of switch cells)



Alignment of pg-objects by using <u>multiple</u> of <u>tile width</u> and <u>height</u>





Secondary mesh (VDD2) M4 (vertical, purple) M5 (horizontal, pink)

Alignment

- vertical M4 with switch output pin
- Horizontal M5 to between M1 pg-rails







Verification Redhawk, (Formality only in Paper)

Verification – IR Drop and EM ICC2 In-Design Redhawk

✓ Using In-Design Redhawk out of the box was very effective
 ✓ Most of the inputs could be directly specified in ICC2

 ✓ Custom gsr-file used only for switch model files, EM-techfiles, and few others

```
analyze_rail -nets {VDD VDD0 VDD1 VDD2 VDD3 VSS} \
  -voltage_drop static \
  -electromigration \
  -extra_gsr_option_file ./ICC2/RH/pulp_cluster.gsr
```

✓IR-Drop (static, dynamic) and EM- analysis where well within limits *)

But .. one "nice" observation ...







Verification – IR Drop and EM

ICC2 In-Design Redhawk

But .. one "nice" observation ...

- Analysis unveiled a weakness in the backup power connection
- Too many dual-rail cells (isolation buffers) where connected to just one "VDDR" branch
- Utilize following app-option

route.common.number_of_secondary_pg_pin_connections



snu









Conclusion Issues, Outlook, Wrap-up & Acknowledgement



- DC-NXT (STAR): "Dual-rail clock gates falsely inserted in always-on domain."
 → WA: Put them to don't-use (luckily, we don't need them).
- ICC2 (STAR): "M3 VDDR pins can't be legalized under M3 VDDR rail"
 → WA: insert after place_opt
- → A full list of issues (STARs, CASEs) can be found in the paper. → All issues are understood, solved or work arounds exist.

Outlook

- Additional experiments with other Std-Cell architectures in the work
- Further area reduction identified \rightarrow Collaboration planned with Synopsys to utilize DSO.ai
- Update the flow to FusionCompiler

Wrap-up



- Dedicated technology and IP requires dedicated adjustments to the flow.
- Flow and commands work straight forward.
- The topic is not difficult, but "the devil is in the detail"; early planning and trials highly recommended.
- A lot of the work was alignment of objects (mathematical planning).
- A full demonstrator is available to GF customers.

Acknowledgement

- ETH Zurich for the RTL (Pulp-Cluster).
- Synopsys (Jens Peters and Michael Confal) for tool and flow support.





THANK YOU

Our Technology, **Your** Innovation[™]