

Hybrid Linting:

An efficient method to overcome challenges with Structural Linting in Arithmetic Overflow Verification

Kai-wen Chin, Esra Sahin Basaran, Kranthi Pamarthi, Renesas Electronics



Arithmetic Overflow Verification Challenge



input [3:0] A; input [3:0] B; output [3:0] Y;

assign Y[3:0] = A[3:0] + B[3:0];

- RHS width is 5-bit, including carry
- LHS width 4-bit
- LHS is not wide enough \rightarrow Overflow!

- Arithmetic overflow verification:
 - Unsigned arithmetic
 - Signed arithmetic
- Traditional methods can be inefficient:
 - <u>Dynamic simulation</u>: Hard to be exhaustive
 - <u>Structural LINT</u>: Lots of false negatives

SNUG SILICON VALLEY 2024

4

Arithmetic Overflow Verification Challenge

- Formal LINT = Structural LINT + Formal Verification
 - Auto-generated SystemVerilog Assertions for Formal Verification
- Formal LINT looks promising
 - But…
 - The paper provides its prerequisite







Unsigned Logic

- The design implements unsigned arithmetic
- No "signed" keyword
- "Part select syntax" could be used for readability
- Manual "zero-padding" at MSBs could be used for readability
- Example

wire [3:0] FUL_U1A, FUL_U1B; // Variables are intended to be unsigned. wire [4:0] Y_U1A = FUL_U1A + FUL_U1B; wire [4:0] Y_U1B = FUL_U1A[3:0] + FUL_U1B[3:0]; wire [4:0] Y_U1C = {1'b0,FUL_U1A[3:0]} + {1'b0,FUL_U1B[3:0]}; wire [4:0] Y_U1D = {1'b0,FUL_U1A} + {1'b0,FUL_U1B};



Implicit Signed Logic

- The design implements signed arithmetic
- No "signed" keyword. Variable signedness is implied by its consuming logic.
- Marual sign-extension for implicit signed variable must be used for correctness
- Part-select syntax could be used for readability
- Manual zero-padding at MSBs could be used for readability (for unsigned variables)

• Example

```
wire [3:0] FUL_U1A; // Variable is intended to be unsigned.
wire [3:0] FUL_S1B; // Variable is intended to be signed but not declared explicitly.
wire [4:0] Y_S1A = FUL_U1A + {FUL_S1B[3],FUL_S1B};
wire [4:0] Y_S1B = {1'b0,FUL_U1A} + {FUL_S1B[3],FUL_S1B};
wire [4:0] Y_S1C = {1'b0,FUL_U1A[3:0]} + {FUL_S1B[3],FUL_S1B[3:0]};
```



Explicit Signed Logic

- The design implements signed arithmetic
- Signed variables are declared using "signed" keyword
- No part-select syntax for explicit signed variables
- No manual sign-extension for explicit signed variables

Example

```
wire [3:0] FUL_U1A; // Variable is intended to be unsigned.
wire signed [3:0] FUL_U1B; // Variable is intended to be unsigned.
wire signed [3:0] FUL_S1C; // Variable is intended to be signed and declared explicitly.
wire signed [3:0] FUL_S1D; // Variable is intended to be signed and declared explicitly.
wire signed [4:0] Y_S1A = FUL_U1A + FUL_U1B;
wire signed [4:0] Y_S1B = FUL_S1C + FUL_S1D;
```



Formal LINT for Each Category

Formal LINT for Unsigned Logic



- HLF_U1A, HLF_U1B and Y_U3A are all unsigned 4-bit → Overflow?!
- HLF_U1A and HLF_U1B both reduced to half range by logic.
- Formal LINT proves Y_U3A has no overflow issue.

```
output [3:0] Y_U3A;
input [3:0] FUL_U1A, FUL_U1B;
wire [3:0] HLF_U1A = (FUL_U1A > 7) ? 7 : FUL_U1A;
wire [3:0] HLF_U1B = (FUL_U1B > 7) ? 7 : FUL_U1B;
assign Y U3A = HLF U1A + HLF U1B;
```

LHS value range : 15~0 RHS value range : 7~0 + 7~0 = 14~0 Structural LINT : Violation Formal LINT : Proven These are just testcases, not real design. Value ranges are clamped to test the behavior difference between Structural LINT and Formal LINT.

Formal LINT for Explicit Signed Logic



- All variables declared "signed" explicitly
- HLF_S1A, HLF_S1B and Y_S3F are all signed 4-bit → Overflow?!
- HLF_S1A and HLF_S1B both reduced to half range by logic.
- Formal LINT proves Y_S3F has no overflow issue.

```
output signed [3:0] Y_S3F;
input signed [3:0] FUL_S1A, FUL_S1B;
wire signed [3:0] HLF_S1A, HLF_S1B;
assign HLF_S1A = (FUL_S1A > 3) ? 3 : (FUL_S1A < -4) ? -4 : FUL_S1A;
assign HLF_S1B = (FUL_S1B > 3) ? 3 : (FUL_S1B < -4) ? -4 : FUL_S1B;
assign Y S3F = HLF S1A + HLF S1B;
```

LHS value range : 7~-8 RHS value range : 3~-4 + 3~-4 = 6~-8 Structural LINT : Violation Formal LINT : Proven

Formal LINT for Implicit Signed Logic



- All variables are intended to be signed but aren't explicitly declared as signed.
- The design is correct because HLF_S1e and HLF_S1f are reduced to half range.
- Formal LINT treat both operands as unsigned and flag error.

Intended RHS value range : $3 \sim -4 + 3 \sim -4 = 6 \sim -8$

Formal LINT doesn't know the operands are signed in the design intention. LHS value range : 15~0 RHS value range : 31~0 + 31~0 = 62~0 Structural LINT : Violation Formal LINT : Violation

Formal LINT is not for all of them!



• The key issue is variable's signedness information

Category	Pitfalls	Formal LINT limitation		
Implicit Signed		Limitation: Lack of variable signedness information.		
Logic	None	Formal LINT currently may not accurately analyze it.		
		 Work-in-progress for EDA vendors 		
	Many	No showstopper for Formal LINT		
Explicit Signed Logic	(show you	Complementary checks required		
	later)	Work-in-progress for EDA vendors		
	News	No limitation		
Unsigned Logic	None	 Formal LINT is fully capable of its verification 		



Pitfalls in Explicit Signed Logic

Pitfall in Explicit Signed Logic



- Verilog-2001 and 2005 defined syntax for signed arithmetic.
- However, designers must be aware of some rules to avoid incorrect design.
- Refer to Verilog-2005 LRM:
 - Section 3.5.1 Integer constants
 - Section 5.1.2 Binary operator precedence
 - Section 5.1.3 Using integer numbers in expressions
 - Section 5.1.6 Arithmetic expressions with regs and integers
 - Section 5.1.7 Relational operators
 - Section 5.1.8 Equality operators
 - Section 5.1.12 Shift operators
 - Section 5.4 Expression bit lengths
 - Section 5.5 Signed expressions

Pitfall 1: Signed-to-unsigned conversion

Due to mixture of signed and unsigned in expression





Pitfall 1: Signed-to-unsigned conversion	RENESAS SNUG						
Due to mixture of signed and unsigned in expression	What's the impact?						
• Example: wire [3:0] A_U4b; wire signed [3:0] A_S4b; wire signed [3:0] B_S4b;	Example: $A_S4b = +4 = 4'b0100$ $B_S4b = -1 = 4'b1111$ Expected Y_S5b = +3						
wire signed [4:0] $Y_S5b = A_S4b + B_S4k$ wire signed [4:0] $Z_S5b = A_U4b + B_S4k$	Y_S5b[4:0] = A_S4b + B_S4b = $5'b00100 + 5'b11111$ = $5'b00011$ = +3						
Example: A_U4b = +4 = 4'b0100 B_S4b = -1 = 4'b1111 Expected Z_S5b = +3B_S4b is converted to unsigned $Z_S5b[4:0] = A_U4b + B_S4b$ $= 5'b00100 + 5'b01111$ $= 5'b10011$ $= 5'b10011$ $= -13$							

Pitfall 1: Signed-to-unsigned conversion

Due to mixture of signed and unsigned in expression

Evampla				
wire	[3:0]	$U4b_0 =$	4'b0100;	// +4
wire signed	[3:0]	S4b 0 =	4'b0100;	// +4
wire signed	[3:0]	S4b_1 =	4'b1111;	// -1

wire $Y_0 = (S4b_0 \ge S4b_1)$; // $Y_0 = 1$ (simulation result)

wire $Y_1 = (U4b_0 \ge S4b_1); // Y_1 = 0$ (simulation result)

U4b_0 is interpreted as +4 S4b_1 is interpreted as +15 because it is converted into

unsigned.

Pitfall 2: Signed-to-unsigned conversion

Due to concatenation

- Signed variable will be automatically sign-extended.
- However, manual sign-extension will cause signed-to-unsigned conversion

Pitfall 3: Signed-to-unsigned conversion Due to part-select

• Example:

They will be automatically zeropadded instead of sign-extended

Part-select changes

Pitfall 4: Sign Casting

- To avoid signed-to-unsigned conversion, we can use \$signed().
- However, pitfall again... **Example:** If A U4b is "+15", • Example: \$signed(A U4b) will be interpreted as "-1". wire [3:0] A U4b; wire signed [3:0] B S4b; wire signed [5:0] X S6b = A U4b + B S4b; // Signed-to-unsigned conversion wire signed [5:0] Y S6b = \$signed(A U4b) + B S4b; // Bad sign casting wire signed [5:0] Z S6b = \$signed({1'b0,A U4b}) + B S4b; // Good sign casting **Solution:** Zero-padding before signcasting (Reference: Dr. Greg Tumbush, "Signed Arithmetic in Verilog 2001 – Opportunities and Hazards," in DVCON 2005)

Pitfall 5: Signed Constant RENESAS sn 4'd8 is unsigned. A S4b is converted into unsigned due to • Example: mixture of signed and unsigned wire signed [3:0] A S4b; variables. Use a signed constant to wire signed [5:0] X_S6b = $[A_S4b] + 4'd8$; keep A_S4b as signed. But wire signed [5:0] Y_S6b = A_S4b + 4'sd8; "4'sd8" will be interpreted as "-8". 5′sd8; wire signed [5:0] Z S6b = A S4b + This is the right way to do it Value range of 4-bit signed constant : $+7 \sim -8$ Value range of 5-bit signed constant : $+15 \sim -16$

Pitfall 6: Interim Result overflow

- Example: wire [3:0] B = 4'b0011; wire [3:0] C = 4'b1110; wire [3:0] Y2 = (B+C) >>> 1; // Y2 = 4'b0000 wire [3:0] Y4 = (B+C) / 2; // Y4 = 4'b1000
- Refer to Verilog-2005 LRM:

Expression	Bit length	Comments	
i op j, where op is: + - * / % & ^ ^~ ~^	$\max(L(i),L(j))$		
i op j, where op is: === !== >= < <=	1 bit	Operands are sized to max(L(i),L(j))	
i op j, where op is: >> << ** >>> <<<	L(i)	j is self-determined	
i?j:k	max(L(j),L(k))	i is self-determined	
{i,j}	L(i)++L(j)	All operands are self-determined	

Constant "2" is 32-bit. "(B+C)/2" is evaluated as 32-bit expression. Result is correct.

Solution: VC SpyGlass

Check Items		Required LINT type	VC SpyGlass coverage	Name of the rule
Signed-to-unsigned conversion	Due to mixed signed and unsigned operands in equation	Structural	Covered	SignedUnsignedExpr-ML
	Due to part-select	Structural	Covered	SignedUnsignedConvert-ML
	Due to concatenation	Structural	Covered	SignedUnsignedConvert-ML
Bad sign-casting		Formal	Part of Roadmap	
Bad signed constant		Structural	Covered	LiteralUnderflow-ML LiteralOverflow-ML
Interim result overflow		Formal	Part of Roadmap	
Arithmetic overflow (LHS variable is not wide enough to hold functional result from RHS equation)		Formal	Covered	SignedUnsignedExpr-ML W164a NegativeValueInfer-ML W110
		Hybrid		

Linting

SNUG SILICON VALLEY 2024 24

Conclusion

- Formal LINT is not efficient for **Implicit Signed Logic**. • EDA vendors are working on a solution for it.
- Formal LINT is a promising verification solution for Unsigned Logic and Explicit Signed Logic.

EDA vendors are releasing new tool versions for pitfall checks.

 Covered summary of the pitfalls, which can be a good reference for designers and EDA vendors.

Arithmetic Overflow Verification using Formal LINT

DVCON2024

Poster (#1020)

DVCON2024 Paper (#1020)

References

[1] "IEEE Standard for Verilog Hardware Description Language," in IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001), vol., no., pp.1-590, 7 April 2006, doi: 10.1109/IEEESTD.2006.99495.

[2] "IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language," in IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012), vol., no., pp.1-1315, 22 Feb. 2018, doi: 10.1109/IEEESTD.2018.8299595

[3] Dr. Greg Tumbush, "Signed Arithmetic in Verilog 2001 – Opportunities and Hazards," in DVCON 2005

Questions?

THANK YOU

YOUR INNOVATION YOUR COMMUNITY