

Hybrid Linting:

An efficient method to overcome challenges with Structural Linting in Arithmetic Overflow **Verification**

Kai-wen Chin, Esra Sahin Basaran, Kranthi Pamarthi Renesas Electronics

Arithmetic Overflow Verification Challenge

Arithmetic Overflow Verification Challenge

input [3:0] A; input [3:0] B; output [3:0] Y;

 $\texttt{assign } Y[\textbf{3}:0] = A[3:0] + B[3:0];$

- RHS width is 5-bit, including carry
- LHS width 4-bit
- LHS is not wide enough \rightarrow Overflow!
- Arithmetic overflow verification:
	- Unsigned arithmetic
	- Signed arithmetic
- Traditional methods can be inefficient:
	- Dynamic simulation: Hard to be exhaustive
	- Structural LINT: Lots of false negatives

SNUG SILICON VALLEY 2024

Arithmetic Overflow Verification Challenge

- **Formal LINT** = Structural LINT + Formal Verification
	- Auto-generated SystemVerilog Assertions for Formal Verification
- Formal LINT looks promising
	- But…
	- The paper provides its prerequisite

• Unsigned Logic

- The design implements unsigned arithmetic
- No "signed" keyword
- "Part select syntax" could be used for readability
- Manual "zero-padding" at MSBs could be used for readability
- Example

wire $[3:0]$ FUL U1A, FUL U1B; // Variables are intended to be unsigned. wire $[4:0]$ Y U1A = FUL U1A + FUL U1B; wire $[4:0]$ Y U1B = FUL U1A[3:0] + FUL U1B[3:0]; wire $[4:0]$ Y U1C = $\{1'\}0$, FUL U1A $[3:0]$ + $\{1'\}0$, FUL U1B $[3:0]$; wire $[4:0]$ Y U1D = {1'b0, FUL U1A} + {1'b0, FUL U1B};

• Implicit Signed Logic

- The design implements signed arithmetic
- No "signed" keyword. Variable signedness is implied by its consuming logic.
- Manual sign-extension for implicit signed variable must be used for correctness
- Part-select syntax could be used for readability
- Manual zero-padding at MSBs could be used for readability (for unsigned variables)

• Example

```
wire [3:0] FUL U1A; // Variable is intended to be unsigned.
wire [3:0] FUL S1B; // Variable is intended to be signed but not declared explicitly.
wire [4:0] Y S1A = FUL U1A + {\text{FUL S1B}[3]}, FUL S1B};
wire [4:0] Y_S1B = \{1' b0, FUL \overline{U1A} + \{ FUL S1B[3], FUL S1B};
wire [4:0] Y S1C = \{1'b0, FUL U1A[3:0]} + \{ FUL S1B[3], FUL S1B[3:0]};
```


• Explicit Signed Logic

- The design implements signed arithmetic
- Signed variables are declared using "signed" keyword
- $-$ No part-select syntax for explicit signed variables
- $-$ No manual sign-extension for explicit signed variables

• Example

```
wire \sqrt{2:0} FUL U1A; // Variable is intended to be unsigned.
wire \angle [3:0] FUL U1B; // Variable is intended to be unsigned.
wire signed [3:0] FUL S1C; // Variable is intended to be signed and declared explicitly.
wire signed [3:0] FUL S1D; // Variable is intended to be signed and declared explicitly.
wire signed [4:0] Y S1A = FUL U1A + FUL U1B;
wire signed [4:0] Y S1B = FUL S1C + FUL S1D;
```


Formal LINT for Each Category

Formal LINT for Unsigned Logic

- HLF U1A, HLF U1B and Y U3A are all unsigned 4-bit \rightarrow Overflow?!
- HLF U1A and HLF U1B both reduced to half range by logic.
- Formal LINT proves Y U3A has no overflow issue.

```
output [3:0] Y_U3A; 
input [3:0] FUL U1A, FUL U1B;
wire [3:0] HLF U1A = (FUL U1A > 7) ? 7 : FUL U1A;
wire [3:0] HLF U1B = (FUL U1B > 7) ? 7 : FUL U1B;
assign Y U3A = HLF U1A + HLF U1B;
```
LHS value range : 15~0 RHS value range : $7 - 0 + 7 - 0 = 14 - 0$ Structural LINT : Violation Formal LINT : Proven

These are just testcases, not real design. Value ranges are clamped to test the behavior difference between Structural LINT and Formal LINT.

Formal LINT for Explicit Signed Logic

- All variables declared "signed" explicitly
- HLF S1A, HLF S1B and Y S3F are all signed 4-bit \rightarrow Overflow?!
- HLF S1A and HLF S1B both reduced to half range by logic.
- Formal LINT proves Y S3F has no overflow issue.

```
output signed [3:0] Y_S3F; 
input signed [3:0] FUL S1A, FUL S1B;
wire signed [3:0] HLF S1A, HLF S1B;
assign HLF S1A = (FUL S1A > 3) ? 3 : (FUL S1A < -4) ? -4 : FUL S1A;
assign HLF S1B = (FUL S1B > 3) ? 3 : (FUL S1B < -4) ? -4 : FUL S1B;
assign Y_S3F = HLF_S1A + HLF_S1B;
```
LHS value range : 7~-8 RHS value range : $3 - 4 + 3 - 4 = 6 - 8$ Structural LINT : Violation Formal LINT : Proven

Formal LINT for Implicit Signed Logic

- All variables are intended to be signed but aren't explicitly declared as signed.
- The design is correct because HLF S1e and HLF S1f are reduced to half range.
- Formal LINT treat both operands as unsigned and flag error.

```
output [3:0] Y SCf;
 input [3:0] FUL S1e, FUL S1f;
 wire [3:0] HLF S1e = (FUL S1e[3:2] == 2'b01) ? 4'b0011 :
                            (FUL_S1e[3:2]==2'b10) ? 4'b1100 : FUL_S1e[3:0] ; 
 wire [3:0] HLF S1f = (FUL S1f[3:2]==2'b01) ? 4'b0011 :
                            (FUL S1f[3:2]==2'b10) ? 4'b1100 : FUL S1f[3:0] ;
 assign Y_SCf[3:0] = {HLF_S1e[3], HLF_S1e[3:0]} + {HLF_S1f[3], HLF_S1f[3:0]};
                                       Formal LINT doesn't know the operands are signed in the design intention.
                                       LHS value range : 15~0
                                       RHS value range : 31 - 0 + 31 - 0 = 62 - 0Structural LINT : Violation
Intended LHS value range : 7~-8
Intended RHS value range : 3 - 4 + 3 - 4 = 6 - 8
```
Formal LINT : Violation

Formal LINT is not for all of them!

• **The key issue is variable's signedness information**

Pitfalls in Explicit Signed Logic

Pitfall in Explicit Signed Logic

- Verilog-2001 and 2005 defined syntax for signed arithmetic.
- However, designers must be aware of some rules to avoid incorrect design.
- Refer to Verilog-2005 LRM:
	- Section 3.5.1 Integer constants
	- Section 5.1.2 Binary operator precedence
	- Section 5.1.3 Using integer numbers in expressions
	- Section 5.1.6 Arithmetic expressions with regs and integers
	- Section 5.1.7 Relational operators
	- Section 5.1.8 Equality operators
	- Section 5.1.12 Shift operators
	- Section 5.4 Expression bit lengths
	- Section 5.5 Signed expressions

Pitfall 1: Signed-to-unsigned conversion

Due to mixture of signed and unsigned in expression

Pitfall 1: Signed-to-unsigned conversion

Due to mixture of signed and unsigned in expression

wire Y 0 = (S4b 0 >= S4b 1); // Y 0 = 1 (simulation result)

wire $Y_1 = (U4b_0 \geq S4b_1); // Y_1 = 0 (simulation result)$

U4b_0 is interpreted as +4 S4b_1 is interpreted as +15 because it is converted into unsigned.

Pitfall 2: Signed-to-unsigned conversion

Due to concatenation

- Signed variable will be automatically sign-extended.
- However, manual sign-extension will cause signed-to-unsigned conversion

Pitfall 3: Signed-to-unsigned conversion Due to part-select

• Example:

They will be automatically zeropadded instead of sign-extended

Part-select changes

Pitfall 4: Sign Casting

- To avoid signed-to-unsigned conversion, we can use \$signed().
- However, pitfall again... • Example: wire [3:0] A_U4b; wire signed [3:0] B S4b; wire signed [5:0] X S6b = A U4b + **B_S4b**; // **Signed-to-unsigned conversion** wire signed [5:0] Y S6b = \int \$signed(A U4b) + B S4b; // Bad sign casting wire signed [5:0] Z S6b = $\frac{1}{2}$ \$signed({1'b0,A U4b}) + B S4b; // Good sign casting **Example:** If A U4b is "+15", \$signed(A_U4b) will be interpreted as "-1". **Solution:** Zero-padding before signcasting (Reference: Dr. Greg Tumbush, "Signed Arithmetic in Verilog 2001 – Opportunities and Hazards," in DVCON 2005)

Pitfall 5: Signed Constant RENESAS **sn** 4'd8 is unsigned. A_S4b is converted into unsigned due to • Example: mixture of signed and unsigned wire signed [3:0] A S4b; variables. Use a signed constant to wire signed $[5:0]$ X_S6b = A _S4b + 4'd8; keep A_S4b as signed. But "4'sd8" will be interpreted wire signed [5:0] Y_S6b = A_S4b + **4's**d8; as "-8". wire signed [5:0] Z_S6b = A_S4b + **5's**d8; This is the right way to do it Value range of 4-bit signed constant : $+7 \sim -8$ Value range of 5-bit signed constant : $+15 \sim -16$

Pitfall 6: Interim Result overflow

- Example: wire $[3:0]$ B = 4'b0011; wire $[3:0]$ C = 4'b1110; // Simulation result: wire $[3:0]$ Y2 = $[(B+C)] >> 1$; // Y2 = 4'b0000 wire [3:0] Y4 = $[(B+C) / 2]$; // Y4 = 4'b1000 "B+C" evaluated as 4 bit expression \rightarrow Overflow already before shift
- Refer to Verilog-2005 LRM:

Constant "2" is 32-bit. "(B+C)/2" is evaluated as 32-bit expression. Result is correct.

Solution: VC SpyGlass

Linting

Conclusion

- Formal LINT is not efficient for **Implicit Signed Logic**. o EDA vendors are working on a solution for it.
- Formal LINT is a promising verification solution for **Unsigned Logic** and **Explicit Signed Logic**.

o EDA vendors are releasing new tool versions for pitfall checks.

• Covered summary of the pitfalls, which can be a good reference for designers and EDA vendors.

RENESAS

References

[1] "IEEE Standard for Verilog Hardware Description Language," in IEEE Std 1364-2005 (Revision of IEEE Std 1364- 2001) , vol., no., pp.1-590, 7 April 2006, doi: 10.1109/IEEESTD.2006.99495.

[2] "IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language," in IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012) , vol., no., pp.1-1315, 22 Feb. 2018, doi: 10.1109/IEEESTD.2018.8299595

[3] Dr. Greg Tumbush, "Signed Arithmetic in Verilog 2001 – Opportunities and Hazards," in DVCON 2005

Questions?

THANK YOU

YOUR INNOVATION *YOUR* COMMUNITY

SNUG SILICON VALLEY 2024