

Towards Bug Free Application Specific Instruction-Set Processors (ASIPs) with Formal Verification

Jin Zhang, Sr. Product Director, VC Formal Johan Van Praet, Sr. Manager, ASIP tools

SNUG SILICON VALLEY 2024

2

Agenda

- VC Formal Overview
 - VC Formal Apps
 - Formal Processor Verification using RISC-V as a Case Study
- ASIP Designer
 - Introduction on the Tool-Set
 - Processor Modeling With ISA Specification in nML
- Formal ISA verification Methodology for ASIP Designer
 - Decomposing ISA Compliance Into SystemVerilog Assertions
 - Optimizing Proof Times
 - Which Bugs Are Found?
- Summary





VC Formal Overview

Synopsys VC Formal – Leading Formal Innovations

Unified Compile with VCS Unified Formal Debugger with Verdi FPV FTA SEO DPV = Å Testbench Property Sequential Datapath Verification Analyzer Equivalence Validation СС FXP FRV FCA 101 010 X-Propagation Connectivity Coverage Register Verification Verification Checking Analyzer AEP FLP FuSa FSV \odot Functional Security Auto Checks Low Power Safetv Verification

Rich Set of Assertion IPs

ML-Enabled Formal Engines and Orchestrations

Industry's Fastest Growing Formal Solution!



Deliver highest performance

Innovative formal engines and ML-based orchestrations find more bugs and achieve more proofs on larger designs



Enable formal signoff

Exhaustive formal analysis catches corner-case bugs and enables formal signoff for control and datapath blocks



Ease Formal adoption

Easy-to-use formal apps, native integration with VCS and Verdi, and Formal Consulting Services reduce formal adoption effort

Synopsys VC Formal: Innovative Formal Verification Solutions VC Formal Apps Adoption Effort – Formal Expertise Not Always Required



<u>Verification Complexity</u>: In terms of exhaustive computation analysis required to verify the DUT <u>Adoption Effort</u>: In terms of formal expertise and testbench required to apply the specific APP

Synopsys VC Formal: Innovative Formal Verification Solutions VC Formal Apps Can Be Used Throughout the SoC Flow



<u>High Performance</u>: ML powered proprietary engines for hard proofs, liveness, and deep bug-hunting <u>High Confidence Formal Signoff</u>: Native Certitude integration for fast and high-quality Formal Signoff

VC Formal Leverages Industry Leading Verification Eco-system



RISC-V Core Formal Verification Overview

- FPV (Model Checking):
 - Prefetch Buffer
 - LSU Load/Store unit
 - Pipeline
- DPV (Equivalence Checking):
 - ALU/MULT/Dotp
 - Decoder
- SEQ (Equivalence Checking):
 - Clock gating verification in every functional unit
 - Designs comparison in presence of new features/timing changes
- FRV (Formal Register Verification)
 - Control and Status Registers (Zicsr)
- FSV (Formal Security Verification)
 - Secure/Non-secure data propagation



Source: https://www.semanticscholar.org/paper/Near-Threshold-RISC-V-Core-With-DSP-Extensions-for-GautschiSchiavone/47f8ce7e0f0f64d0707a13c83c32c30959aa64d5/figure/6

- RV32I base ISA, for example:
 - LOAD LSU
 - STORE LSU
 - BRANCH/JUMP/LUI/AUIPC PFU
 - OP-IMM EXU
 - OP EXU
 - Environment call/break point
- Zicsr extension
 - CSR Write
 - CSR Read

SYNOPSYS



VC Formal FPV: Formal Property Verification

FPV BENEFITS

- Verify functional correctness of design blocks through exhaustive formal analysis
- Find corner-case bugs early without simulation and reduce time to verification closure
- Enable formal signoff methodology

FPV FEATURES

- State-of-the-art ML-powered formal analysis engines and orchestration offer best performance and capacity
- Integrated Verdi GUI offers the most familiar debugging
- Deep bug hunting and advanced proof techniques Proof Assist, Proof Architect







SYNOPSYS[®]

VC Formal DPV: Datapath Validation

DPV BENEFITS

- Exhaustively verify datapath design refinements
- Prove consistency of independently developed reference & implementation models
- Achieve datapath signoff without any testbench

DPV FEATURES

- Integrated mature HECTOR technology
- Supports ADD, SUB, MULT, DIV, SQRT operators
- Applicable to CPU, GPU,
 DSP, AI/ML (CNN) and other
 data processing designs





VC Formal SEQ: Sequential Equivalence Checking

SEQ BENEFITS

- Exhaustively verify and signoff the design optimizations without any testbench
- Push the frontier of performance, power, and area (PPA) optimizations
- Save weeks/months simulation regression time

SEQ FEATURES

- Supports clock gating, retiming, microarchitecture optimizations
- Automatically creates equivalence mapping between specification and implementation RTL
- State-of-the-art ML powered formal engine for best performance





VC Formal FRV: Formal Register Verification

FRV BENEFITS

- Exhaustively verify the consistency of register model against specification
- Find corner-case bugs earlier in the design cycle, shorten debug time
- Save time and effort compared with manual directed simulation tests

FRV FEATURES

- Accept IP-XACT, CSV, RALF spec formats
- Verify that Control Status Registers are correctly implemented using standard or proprietary bus protocols
- Applicable at both the block and SoC level





VC Formal FSV: Formal Security Verification



FSV FEATURES

- Flexible property creation & management
- ML powered engines for fast performance
- Data propagation analysis and debug with temporal flow view
- Verification of multiple scenarios in one session

FSV BENEFITS

- Ensure data security objectives are met through exhaustive formal analysis
- Ensure secure data cannot be read illegally or be written from an unsecure source
- Detect security issues that are hard to find through other techniques

VC Formal Differentiations













14



ASIP Designer Overview

ASIP Designer[™] Automates Design of Custom Processors/Accelerators

Architectural Exploration with Immediate Tool Support and Immediate RTL Implementation



Licensed as an EDA tool (not as IP), no royalties Used by 7 of the Top 10 Semiconductor Developers

- Industry's leading *tool* for creating Application-Specific Instruction-Set Processors (ASIPs)
 - Language-based description of ISA: full architectural flexibility
 - Automatic generation of professional software development kit (SDK)
 - Automatic generation of synthesizable RTL and debug infrastructure
 - Accelerated verification, simulation, and virtual prototyping
 - Integrated with Synopsys' Reference Design & Verification Flows
- More than 2 dozen example models included
 - Microprocessors, DSPs, vector processors,...
 - Examples provided in source code, as starting point

See website synopsys.com/asip

ASIP Designer

Tool Flow



Supported design steps

- Modeling of instruction-set architectures: nML language
- Automatic generation of software development kit, including an efficient C/C++ compiler
- Algorithm-driven architectural exploration:
 "Compiler-in-the-Loop"
- Automatic generation of RTL implementation
 "Synthesis-in-the-Loop"
- Design verification
 Simulation prototynin
 - Simulation, prototyping
 - Formal ISA verification

Processor Modeling: ISA Description (nML) + Behavior (PDG)

Instruction-Set & Micro-Architecture

```
// Resource definition
  mem DM[1024]<word,addr>;
  reg RA[2]<word,uint1>;
  pipe C<word>;
  trn A<word>; trn B<word>;
  fu alu;
   . . .
// Instruction-set grammar
  opn my core (arith inst | ctrl inst);
  opn arith inst (a:alu inst,
    d: div inst, 1:load store inst);
  opn alu inst (op:opcod, x:clu, y:clu,
    z:c1u) {
    action {
       stage EX1:
        A = RA[x];
        B = RB[y];
         switch (op) {
        case add: C = add(A, B) @alu;
         case and: C = and(A, B) @alu;
         case or: C = or(A, B) @alu;
         . . .
       stage EX2:
        RA[z] = C (alu;
    syntax: op " RA" x ", RB" y ", RA" z;
    image: "0"::op::x::y::z;
   . . .
```

SYNOPSYS[®]





Formal ISA Verification Methodology for ASIP Designer

Formal ISA Verification Methodology for ASIP Designer (1)

Formally Verify the Generated RTL Implementation Against Expected nML Actions

- Tool generates SystemVerilog properties that express expected behavior at a high, abstract level
 - Requirements are not biased by the implementation
 - Decomposing overall correctness into more manageable claims, for easily converging proofs
- VC Formal FPV proves asserted properties, or finds counterexample
 - A counterexample typically involves parallel activity, corrupting expected action
- ASIP Designer generates assumptions to express invariant tool behavior
 - Assumed properties are generated for the behavior of the C/C++ compiler, to avoid "false negatives"
 - Assumptions generated for FPV are checked as assertions in RTL simulation, to avoid "false positives"
- Verify behavior of data path operations ("primitive functions") separately
 - Use data path verification (VC Formal DPV) for formal verification against an independent reference, if available
 - Tool may replace primitive functions with formal friendly operations for FPV

Formal ISA Verification Methodology for ASIP Designer (2)

Generated Properties Use Abstraction



Design

- Peripherals not targeted by generated properties
- Memories are simplified, containing random values
- External inputs are undriven, meaning formal tool can assign arbitrary values

Verification logic applies *single instruction* abstraction

Picks arbitrary instruction value

- Tracks it through the instruction pipeline after it enters
- Observes what happens in the architecture, during the lifetime of that instruction

Properties are formulated for tracked instruction

VC Formal FPV proves properties, or assigns undriven signals and variables to accomplish the counterexample

Formal ISA Verification Methodology for ASIP Designer (3)

Decompose ISA Compliance Requirements for Fast Convergence

- Separate requirements for different phases in the instruction lifetime
 - Requirements for fetch and issue to be provided by the user
 - Generated property for <u>instruction advancing</u> through the instruction pipeline and reaching the write-back stage within N cycles (N depending on pipeline depth, stalls, wait cycles,...)
- Split requirement for result correctness, by instantiating ASIP RTL implementation twice



Compute Reference Results

Tool Derives SystemVerilog Reference Code From Each nML Rule With Actions

```
opn alu(d: mRd, s0: mR0, s1: mR1)
{
    action {
    stage EX:
        d = alut = add(alur=s0, alus=s1);
    }
    image : "0000"::d::s0::s1;
}
```

- Simple due to single instruction abstraction
 - Only executes one instruction
 - Purely functional code, no pipelining
 - Execution is aligned with pipeline stages in cpu1, for correct input sampling

```
tracked instruction is of type alu
always @ (*) begin
  if (alu active && cpu1 sampled)
  begin
                              it entered the pipeline
    logic [12:0] image;
    if (cpu1 stage == EX)
    begin
      image = cpu1 instr EX[12:0];
      R r r1 raddr = image[2:0];
      R r r0 raddr = image[5:3];
                                           input sampling
                                           in cpu1
      R r w0 waddr = image[8:6];
      r_r1 = cpu1_reg_R[__R_r_r1_raddr];
      r_r0 = cpu1_reg_R[__R_r_r0_raddr];
      alus = r r1;
      alur = r r0;
      word_add_word_word(alut2, alur, alus);
      r w0 = alut2;
      cpu1 reg R ref[ R r w0 waddr] = r w0;
    end
  end
                       reference result
end
```

Generated SystemVerilog Assertions (1)

Instruction Advances and Completes for ALU Rule



- "If the tracked instruction enters the pipeline, it reaches the write-back stage within N cycles"
 - N depends on pipeline depth, stalls, wait-cycles,...
 - A configurable assumption limits stalls, wait-cycles,...

Generated SystemVerilog Assertions (2)

CPU1 and CPU2 Correctness Properties for ALU Rule

Constrained CPU1 (isolated instruction) compared to reference behavior, derived from nML

```
property alu_correct_cpu1;
@(posedge clock)
    alu_active && cpu1_sampled && cpu1_stage == WB && cpu1_instr_WB_valid // Write-Back stage
    |=>
    cpu1_reg_R[__R_r_w0_waddr] == cpu1_reg_R_ref[__R_r_w0_waddr]; // Compare written value
endproperty;
```

 Unconstrained CPU2 compared to constrained CPU1, aligned to Write-Back stage property alu_correct_cpu2;

```
@(posedge clock)
alu_active &&
cpu1_sampled && cpu1_stage == WB && cpu1_instr_WB_valid && // cpu1 @ Write-Back stage
cpu2_sampled && cpu2_stage == WB && cpu2_instr_WB_valid && // cpu2 @ Write-Back stage
(cpu2_reg_R[__R_r_r1_raddr] == cpu1_reg_R[__R_r_r1_raddr]) && // operand 1 same for cpu1 and cpu2
(cpu2_reg_R[__R_r_r0_raddr] == cpu1_reg_R[__R_r_r0_raddr]) // operand 0 same for cpu1 and cpu2
|=>
cpu2_reg_R[__R_r_w0_waddr] == cpu1_reg_R[__R_r_w0_waddr]; // result same for cpu1 and cpu2
endproperty;
```

Optimizing Proof Times

Use Bounded Model Checking

- Unbounded model checking for "instruction advances" property
 - Acceptable proving times, since the property relies mostly on controller and decoder
- Bounded model checking for "result correctness" properties
 - More complex proving, as this also involves the data path, containing register files etc.
 - Perform bounded model checking with bound N + 2
 - Without reset, if result correctness holds under bounded model checking with cycle bound N + 2, it holds without cycle bound too
 - Any longer counterexample can be mapped to a counterexample with length <= N + 2, where in the first cycle the tracked instruction is issued, from an *initial state capturing the history of the long counterexample*

Ν N+1 -n+1 0 2 -n INSTR_n+1 **INSTR** INSTR₊₁ INSTR₊₂ **INSTR**_N **INSTR**_{N+1} Reset **INSTR**_N INSTR₊₁ INSTR₊₂ INSTR_{N+1} INSTR . . .

Generated SystemVerilog Assumptions

Tool Adds Assumptions to the Formal Testbench to Avoid False Negatives

- ASIP Designer's C/C++ compiler avoids certain instructions or instruction sequences
 - Compiler avoids write conflicts on registers and nets
 - Compiler honors software stall rules
 - Compiler honors control related constraints, e.g. no jumps are scheduled in delay slots of other instructions
- Some general assumptions are needed
 - e.g. on-chip debugging actions only in on-chip debug mode, etc.
 - In absence of reset, some initial decoder states need to be constrained by invariant properties
- User can add extra assumptions to be included in checkers modules

Properties assumed in the formal testbench, are also written out as assertions for simulation



Organization According to nML Rules

S	_tb formal_tb (/formal	/forma	l_tb.sv) - /lo	caldev/,	/evaluate_result.fsdb.vf -	/localdev//v	verdi/constan	t.uddb (on l	(rachtcs)	24)	_ = ×
File View Source OneTrace Tools Window He	elp		-			Strin	g/Signal				-
🗎 🍸 🛞 🔽 550 🗛 🗛 Appmode: FPV			× 1. D 4	• • •							
By: 🗗 🖌 🔊 x 1ns		_									
VCF:TaskList		VCF:GoalList	VCF:GoalList								
Name Progress Result				ime 2H	Max Cycle -1 < Filter Tan	get & Const 🔻		🖌 🗹 All 🔽 🗸	☑ 🗙 ☑	1	•••• 🔺
🔋 📋 cpu2_advances	13:10:0	•	status	depth	n	ame	411	vacuity	witness	engine	type 🖊
alu_rri_ar_instralu_instrscorrect	2:0:0:2		2 🗸		formal_tb.chk_alu_instrs.assert_c	pu2_advances		2	0 5	e16	assert
alu_rri_sh_instralu_instrscorrect	2:0:0:2		3 🗸	3 of formal_tb.chk_alu_linstrs.ass		cpu2_advances		2	5	e16	assert
alu_rrr_ar_instralu_rrr_ar_instr_or_nopcorre	ect 2:0:0 :2				formal_to.cnk_alu_rr_instrs.assert	t_cpu2_advances		2	<u> </u>	e16	assert y
br_instr_ctrl_instrs_correct 2:0:0:2					Constraints						
csrrsc_instr_csr_instrs_correct	4:0:0:4		1 constan	t 438	name	vacuity	witness	expression reset ext==0	constcor	e nstraint	class /
csrrsci_instrcsr_instrscorrect	4:0:0:4		2 formal_t	2 formal tb.chk A.assume cpu2_constrain_div_cnt		•1	•1		assu	ıme	source
csrrw_instrcsr_instrscorrect	4:0:0:4		3 formal_tb.chk_A.assume_cpu2_ocd_exe_then_EX_nop			•1	•1		assu	assume s	
<pre>csrrwi_instrcsr_instrscorrect</pre>	4:0:0:4	$\mathbf{\nabla}$									
			T Total Pr	operties: 13 -	passed[13] - failed[0] - disabled[0]	; Constraints Enal	bled: 126 ; Run Tin	ne: 0:05:49 📿			
stance Declaration VCF:TaskList			*Src1:for	mal_tb.sv V	CF:GoalList(cpu2_advances)						
<pre><nwave:3> /localdev//.internal/verdi/evaluate_result</nwave:3></pre>	lt.fsdb.vf									Q 🛃	2 – 🗆 ×
File Signal View Waveform Tools Window He	elp										
🔁 🗗 🤊 💥 🕒 🗟 📐 500 🔤 🖁	0 ▲ ▼ -500	x 1r	ns 🔍 🔍 1	👏 Ву: 🛓	🔽 💽 🌑 🌍 Goto: SOURCE						
	4	Ο, ,		, , 100			, J300 , , ,		40p , ,		5
	1										
🔤 🚽 cpu2_kill_ID	0										
🔤 📄 cpu2_ocd_exe	0										
Ver 🔤 cpu2_stage[31:0]	$WB \rightarrow RT$		IF	<u>I</u>		EX		ME	<u> </u>	WB	
		L	(1)		1 I						
Formal FPV sci	ripts auto	ma	atical	IV Q	enerated	200		400		500	
Aaka a taak far proving aaab pML rula								400			
lake a task for provin	ig each nivil	luie	5								
Isable with GUI or without (batch mode)								Trace	is loaded	😭 🗊 🔻	1 🏦 🏦 🛃

Which Bugs Are Found?

- Overall connectivity and data flow in the architecture are verified
- Failing hazard protection
 - On architectures with near-consistent write-back stages per register file
 - Hazards are largely also verified by design tools, but not for e.g. delayed results from multi-cycle units
- Failure to protect instructions from being corrupted by parallel activity
 - Interaction with on-chip debugging and interrupts, delayed results,...
 - This protection is hand-written by the user, and prone to errors
- "Bug Hunting" where FPV complements simulation
 - Some bugs are indirectly connected to generated properties, but cause corruption of behavior that is verified
- Good results for formal signoff metrics, e.g. with Formal Testbench Analysis (VC Formal FTA)
 - Detection of injected faults in controller (PCU), decoder, hazards logic,...
 - High coverage metric for property density, over-constraint analysis, formal core,...

Summary

Automated formal ISA verification methodology for ASIP Designer



- Leveraging VC Formal FPV for processor verification (e.g. RISC-V)
- Also applying other VC Formal apps (DPV, FTA, COV, ...)



THANK YOU

YOUR INNOVATION YOUR COMMUNITY