

### Achieve First-pass Silicon with Efficient RTL to Gate Static Signoff Methodology Using VC SpyGlass

Rimpy Chugh, Sr Staff Product Manager

Synopsys



- Achieve Static Signoff Across RTL2Gate Flow
  - Find Critical Bugs using Comprehensive Glitch Verification
- Is Your Design Implementation Ready?
- Ensure Prequalified CDC Paths Remain Intact During Synthesis
  - Static-aware Synthesis
  - Smart Netlist Flow
- Gain 100% Confidence on CDC Assumptions & Protocols
  - Seamless Functional CDC Signoff Using Inbuilt Formal and Waveform Replay Technology
- Correct by Construction Design Development Beyond Linting
  - Formality-aware Linting
  - Power Linting
  - Testbench Linting using Euclide

#### Achieve Static Signoff Across RTL2Gate Flow **SYNOPSYS**<sup>®</sup>



Ensuring correct-by-construction design for static bugs till later design cycles



# Find Critical Bugs Using Comprehensive Glitch Verification

 $1 \rightarrow 0$ 



Asynchronous Paths (CDC, Clock, RDC, Reset)



Synchronous Paths (MCP, FP, Max-delay)

 $0 \rightarrow 1 \rightarrow 0$ 

Test (DFT) Paths (Mode Transition, Clock Merge)



Special Glitch Paths (Power Clamp, A2D, D2A)



Caught by current static solutions

Not caught by STA or CDC tools

set\_multicycle\_path 2 -setup -from F1 -to F2

Mode transition glitches not caught by STA or CDC tools due to constraints

Specific logic might cause functional glitch issues

4

### Comprehensive Glitch Solution Accelerated Productivity from Days to 1.5 hours



Application GPU application 2.6B instances		n 2.6B instances					
				Synchronous Paths	Test (DFT) Paths (Mode Transition	Special Glitch Paths (Bower Clamp, A2D)	
	Challenges Results with VC SpyGlass		(mor, rr, max-delay)	Clock Merge)	D2A)		
•	<ul> <li>Internal solution runtime takes days/weeks</li> </ul>		<ul> <li>Significantly better runtime compared to internal solution</li> </ul>	$f_{1} \rightarrow 0$ $f_{1} \rightarrow 0$ $f_{1} \rightarrow 0$ $f_{1} \rightarrow 0$ $f_{2} \rightarrow 0$ $f_{$	t_en tm tm clk Test Mode Glitch	PD1 PD2 clamp_enF1 F1 	
•	Painful & ine processing a demanding s bandwidth	efficient post- inalysis significant	<ul> <li>Ability to avoid manual post-processing without impacting QoR</li> </ul>	STA and CDC tools miss these glitches on these paths	STA and CDC tools will not catch mode transition glitches due to constraints	Specific logic might have functional glitch issues missed by traditional flows	

#### Comprehensive Glitch Verification Flow Incorporated in Netlist Signoff Checklist

5

### End-2-End Glitch Verification Methodology





Expand from traditional VC SG structural analysis user @RTL

- 1. Expand RTL structural analysis from async. paths to all other paths in the design
- 2. Achieve noise reduction by enabling inbuilt formal for CDC/Reset/MCP/P2P
- 3. Verify remaining paths using dynamic VCS simulation
  - Native dynamic path sensitizationbased simulation enables faster TAT and provides easy analysis leveraging glitch-specific coverage
- 4. Structural analysis using VC SpyGlass@Netlist



### Is your Design Implementation Ready? Avoid unintended bugs due to synthesis optimizations with Implementation Design Checks



### Decided to use IDC for weekly regression runs for every design Synopsys Confidential Information



registers optimized

during synthesis



incorrectly tied to zero

8B+ design (32 tiles)



Hard to find complex root-causes were detected within a week earlier in design cycle

Unexpected optimization of 72k registers were optimized during synthesis

**SYNOPSYS**<sup>®</sup>

snug



Caught real RTL bug where a config register was unexpectedly optimized per design intent

9

### Implementation Design Checks (IDC)



#### Applications



### Implementation Design Checks (IDC) Flow



- Develop VC SpyGlass IDC setup
  - Reuse existing VC SpyGlass setup
- Enable push-button IDC flow
- Identify optimized registers due to constant propagation and unused register output
- Easy determination of root cause for optimized registers
- Fix RTL or add waivers for synthesis where applicable

**SYNOPSYS**<sup>®</sup>

**SNU** 

# Finding Root Cause for Constant Optimized Registers (CR)



**SYNOPSYS**<sup>®</sup>

Object 😡

snug

# Register Optimized due to a Constant Source SynOPSys under SynOPSys RHS register is optimized due to fan-in cone of LHS register by constant propagation



#### Waveform Witness

### Register Optimized due to Toggling Sources



**SYNOPSYS**<sup>®</sup>

snug

### Finding Root Cause of Unloaded Optimized **Synt** Registers (ULR)



- Synthesis tools optimizes several registers because they're unloaded (ULR).
- VC SpyGlass provides detection and pinpointing of the root cause for optimization using following tag :
   configure\_lint\_tag -enable -tag "DetectOptimizedUnUsedRegister" -goal <>
- For bit-blasted reporting of registers, disable bus-merging:

lint disable bus merge -tag DetectOptimizedUnUsedRegister



### Easy Debug via Precise Reporting





- Easy identification of constant & non-constant sources
- Precise reports for multi-bit optimized registers
  - Bus merged when specified
- Reporting for single optimized register from single hierarchy when multiple instances present



Non-Const Sources	Const Sources	Optimized Registers	
S1, S2	\$3	hier1.F1[0], hier2.F1[0] hier1.F1[1], hier2.F1[0] F2 F3	Bus Merging
Non-Const Sources	Const Sources	Optimized Registers	
S1, S2	S3	hier1.F1[1:0] hier2.F2[1:0] F2 F3	
Non-Const Sources	Const Sources	Optimized Registers	
S1, S2	S3	hier1.F1[1:0] F2 F3	Report from one Hierarch
S1, S2	S3	F2 F3	one Hierarch

### **Optimized Registers Report**



Constant Register sources and Optimization type

29 OPTIMIZED REGS		OPTIMIZATION TYPE	SOURCES		SOURCE TYPE
30 31 a_cache.tags[0]. 32 a_cache.tags[1]. 33	single_use single_use	Direct Constant	a_fetch.cache_wtag.singl	e_use	Design Constant
TYPE onstant : When d by Logic : When	the inferred optimized register is direct	ly driven by a constant	(or a propagated constant) imized	SOURCE_TYPE Design Constant Optimized Register	: Constant logic : Another inferred optimized

: When a combination of inputs driving the register causes it to get optimized Constant thru Opt Reg : If an inferred optimized register is driving another inferred optimized register

- Optimized Register NON CONST
  - : Another inferred optimized register
  - : Non Constant logic



### Ensure Prequalified CDC Paths Remain Intact During Synthesis Static Aware Synthesis

### Synthesis is Unaware of CDC/RDC Paths

**Current Flow Challenges** 

Error-prone methods used to protect CDC paths during Synthesis using RTL pragmas, manual synthesis directives

Possible corruption of CDC Paths during Synthesis leading to silicon-respin

An additional effort at Gate-level for CDC re-verification

Multiple iterations between RTL & Synthesis teams



#### Synthesis Need to be Guided to Avoid Disruption of Prequalified CDC/RDC Paths

### Synthesis-Aware Static Signoff

Correct by construction synthesis





#### **Highlights**

- ✓ <u>Preserves</u> CDC signed-off logic at synthesis level enabling correct-byconstruction netlist
- ✓ <u>Reduces</u> CDC validation effort at gate-level
- ✓ <u>Reuse</u> of Lint waivers to suppress redundant messages during synthesis avoiding duplicated effort

### Static-Aware Synthesis Delivers Improved PPA Synopsys®

- ~40% Dynamic power, - 8% Leakage power reduction & ensures NO disruption of pre-verified CDCs

- Objective
  - Reduce total power for taped-out project.
  - Enhance 100% exhaustive CDC analysis ratio without manual workaround
- Background:
  - Concerned of dynamic power reduction by modifying RTL design.
  - Wanted self-gating feature to improve total power reduction in FC.
  - Requested VC SpyGlass to make FC aware 100% CDC paths for self-gating exception



#### **Static-Aware Synthesis**



#### Static-Aware Synthesis Flow Overview **SYNOPSYS**<sup>®</sup> snug Ensure bug-free netlist transformation during backend stages & new logic introduction VC SpyGlass (@RTL) VC SpyGlass (@Gate) **Fusion Compiler** Lint Checks **Suppress Lint Messages Netlist Lint Checks Clock Domain Crossing** RTL **Generate Synthesis** Netlist **Netlist CDC** (CDC) **Constraints for CDC, RDC Reset Domain Crossing CDC/RDC-aware Synthesis** Static DB **Netlist RDC** Constraints (RDC) **Implementation Phase Verification Phase Validation Phase**

✓ Preserves CDC signed-off CDC logic at synthesis level ensuring correct-by-construction netlist

✓ Reduces the CDC validation effort at gate-level

### Static-aware Synthesis Flow Ensures Instantiation of Glitch-Free Mux'es



**SYNOPSYS**<sup>®</sup>

snug

#### SNUG SILICON VALLEY 2024 26

# Avoid Transformation of Pre-verified CDC Paths to Unsafe

Asynchronous signal moves to Clock Gating path

#### **Regular Synthesis Flow**

- Prequalified CDC path transforms into unsafe CDC path during synthesis
- Unprotected path introduced without blocking signal during synthesis

#### **Static-aware Synthesis Flow**

- Ensures no optimization in clock gating for asynchronous sources
- Avoids translation of pre-qualified CDC paths to unprotected CDC path









# Ensure No Insertion of Clock Gating to Synchronized Paths

Unexpected self clock-gate insertion introduces new bugs



**SYNOPSYS**<sup>®</sup>

snug





### Gain 100% Confidence on CDC Assumptions & Protocols Leverage Inbuilt formal and waveform replay engines within VC SpyGlass

### Need for Functional CDC Signoff

CDC constraints and protocols require validation

#### **CDC Constraints**





#### **CDC Protocols**





### Shift-Left & Catch Functional Bugs Seamlessly

Designers ensures complete functional CDC signoff upfront without relying on DV



#### • Inbuilt formal & dynamic analysis with combined results reporting

- Enables parallel development of static & simulation environments
- No need to simulate assertions with DUT for each test







### Detect RTL Structures that Cause Long Formality Runtimes (Inconclusives) VC SpyGlass Formality-aware Lint

 

 Structural Lint Signoff
 Functional Lint Signoff
 Power Lint Analysis
 Formality-aware Lint
 Testbench Lint

 Could be adopted in any order after Structural Lint closure

SNUG SILICON VALLEY 2024 37



#### Abort Points Detected Using VC SG in Min. **SYNOPSYS**<sup>®</sup> **Snu** vs. Formality Run Later in Days After Before RTL VC SpyGlass (@RTL) **RTL Designer RTL Designer** VC SpyGlass Formality-aware Lint flagged 34 abort points in 10 min @ RTL Iterative & hard **Fusion Compiler Fusion Compiler** process Formality Formality Impl. Engineer Faster convergence during Formality 34 abort points detected Impl. Engineer in 36 hours by Formality run

VC SpyGlass Highlighted 34 Abort Points in <u>10 min Earlier at RTL vs.</u> <u>36 hrs</u> Formality Run After Implementation

Formality Aware Lint Incorporated within RTL Signoff Checklist in Regression Usage Mode



40

### Identify Opportunities to Reduce Power using Power-aware Lint VC SpyGlass Power-aware Lint

	Structural Lint Signoff	Functional Lint Signoff		Power Lint Analysis	Form	nality-aware Lint	Testbench Linting	
Sy	nopsys Confidential Informa	tion	Coul	d be adopted	in any order	after Structural Lin	t SNUG SILIC	ON VALLEY 2024

#### SNUG SILICON VALLEY 2024 41

### Early Power Reduction Leveraging Poweraware Lint

#### **Problem Statement**

- EARLY guidance at RTL to accurately pinpoint coding styles resulting in high power consumption. Ex:-
  - Missing clock gating structures
  - Inefficient/Redundant clock gating
  - Structural inefficiency for clock gating
  - Connectivity/Optimization of clock gating logic
- Enables best design practices to avoid powerhungry logic
  - Use of SRAM instead of 2-3k bit flop arrays
  - Redundant Flop arrays
  - Unintended bus toggles

#### **Solution: Early Power Linting**



- Expand Regular Lint run with Power Lint (with or without SDC)
- 27 rules enabled via Power Lint with 2023.03-SP2-3
- Applicable for both IP & SoC level RTL signoff





### Testbench Consuming More Simulation Time, Need to Improve TB Quality Euclide TB Linting – Batch Mode

Structural Lint Signoff Functional Lint Signoff Power Lint Analysis Formality-aware

Testbench Linting

Could be adopted in any order after Structural Lint

### Need for Testbench Linting

SYNOPSYS<sup>®</sup> snug

Testbench code is different than RTL

- Verification testbenches contain Classes
- Synthesizable RTL Lint handled excellently by VC SpyGlass
- No testbench linting or correct-by-construction checking for Class based code or UVM
- Engineers run into many iterative testbench issues at compile, simulation run or debug

Synopsys Euclide Enables Testbench Linting During System Verilog and UVM Code Development

### **Testbench Linting Using Euclide**

Testbench Linting in Batch mode applicable for Verification Engineers (or VCS users)

Violation

SVDDPSVS

extended class 'uvm object', which is

discouraged according to UVM.

'do pack'.

Synopsys Confidential Information

- Similar to RTL Linting for **Designers**, Verification Engineers also need early guidance on Testbench quality
- Engineers get early reports for addressing TB/UVM issues without waiting for entire design to compile





© 2023 Synopsys. Inc.

### **Testbench Checks Examples**



141 <sup>©</sup> 142 143 <sup>©</sup> 144 145 146 147 148	class C; rand int x,y covergroup s coverpoi coverpoi cross x, endgroup : c	<ul> <li>();</li> <li>The class covergroup 'cg' is never driven.</li> <li>This problem originates in: test_lib.sv, 143</li> <li>Expanded from: xbus_tb_top.sv, 30</li> <li>5 quick fixes available:</li> </ul>	Tool detects that was not and suggests	a covergroup constructed s a quick fix
149 150 151 152 153		<ul> <li>Add class covergroup allocation</li> <li>Configure problem settings</li> <li>Add '@SuppressProblem' annotation in the sam</li> <li>Add '@SuppressProblem' annotation in the sam</li> <li>Add Suppress Problem annotation</li> </ul>	<u>e file</u> e file with last selected options	

Quick fix constructs the covergroup and also generates the class constructor if it is missing



#### Glitch Verification & Functional CDC signoff is critical to avoid silicon failure

- Implementation Design Checks enable easy root cause of synthesis optimized registers
- Formality-aware Lint, Power Linting enable Advanced SHIFT-LEFT
- Static-aware synthesis followed by Smart netlist flow ENABLES end-2end static signoff



•







# THANK YOU

YOUR INNOVATION YOUR COMMUNITY