March 2024

Qualcom



## Interconnect Skew-Driven BEOL Robustness Methodologies

Kambiz Samadi Principal Engineer / Manger Qualcomm Technologies, Inc.

#### Background: RC Corners

- Account for interconnect global variation
- Cover temperature, dual-patterning, \_t (different sigma coverage)
- 3sigma corners are to bound R and C shifts

Corner	Width	Thickness	Spacing	Height
cb	Min	Min	Max	Max
rcb	Max	Max	Max	Max
CW	Max	Max	Min	Min
rcw	Min	Min	Min	Min



#### **Interconnect Skew: Enumeration Problem**

- Current STA run assumes all metal layers belong to the same RC corner
- Metal variations are highly correlated within each layer, but uncorrelated among different layers
- To properly capture the metal mistracking effects we need to enumerate across many STA runs → not feasible

- PrimeShield (PS) Interconnect Skew
  - Model cancellation of same-layer variations
  - Use signoff calculation engine
  - Reasonable runtime

Run	<b>M</b> 0	M1		М <sub>тор</sub>
1	CW	CW	CW	CW
2	CW	CW	CW	CN
2 <sup>N</sup>	CN	CN	CN	CN



#### **Interconnect Skew: Flow**

- Same as regular STA flow
- Read parasitic ranges
- No QoR change through update\_timing
- Metal mistracking induced slack shift reflected in PBA timing report
- Work with both SPEF and GPD



#### **Interconnect Skew: Sample Flow**

set ps\_enable\_analysis true # Load libraries, netlist and linking the design read\_parasitics test.spef.gz set\_parasitics\_range -cap {0.8 1.0} -res {1.0 1.2} -layer {M0 M0\_mask1 M0\_mask2}\* set\_parasitics\_range -cap {0.8 1.0} -res {1.0 1.2} -layer {M1}\*

677

save\_session restore\_session

677

#### set interconnect\_skew\_enable\_path\_analysis true

set paths\_new [get\_timing\_paths -pba\_mode path -path\_type full\_clock\_expanded -max\_paths 1000 \ -nworst 10 -slack\_lesser\_than 0.1] → Interconnect skew PBA set path [index\_collection \$paths\_new 1] get\_attr \$path slack → slack updated with metal mistracking impact get attr \$path interconnect skew slack shift

```
report_path_robustness -type interconnect_skew $path
```

\* Ranges are only for illustration purposes



### Interconnect Skew: Example Timing Report

Startpoint: *//reg1 (negative level Endpoint: *//reg2 (rising edge-tri Last common pin: *//clk Path Group: XXX Path Type: max (recalculated) Sigma: 3.0	el-sensitive latch clocked by XXX) iggered flip-flop clocked by XXX)		
Point	Incr Path		
clock XXX (fall edge)	0.4200 0.4200		
clock source latency	0.0000 0.4200		
sclk (in)	0.0019 & 0.4219 f		
u_xxx//z	0.0159 & 0.4378 f		
 clock reconvergence pessimism inter-clock uncertainty library setup time data required time	0.0005 1.1414 -0.1020 1.0394 -0.0270 1.0124 1.0124		
data required time	1.0124		
data arrival time	-1.9498		
Interconnect skew adjustment	0.0150 -0.9224		
statistical adjustment	0.0125 -0.9099		
slack (VIOLATED)	-0.9099		

#### Interconnect Skew: report\_path\_robustness

Startpoint: \*/reg1 Endpoint: \*/reg2 Path group: XXX Path type: max (recalculated) Slack shift: 0.025665 Layer Min sensitivity Max sensitivity Flag M0:M0\_mask1:M0 mask2 0.000000 0.005806 M1:M1 mask1:M1 mask2 0.000000 0.003579 M2:M2 mask1:M2 mask2 0.000000 0.003689 M3:M3 mask1:M3 mask2 0.000000 0.026804 M4:M4 mask1:M4 mask2 0.000000 0.008521 M5 0.000000 0.007405 M6 0.000000 0.002024 M7 0.000000 0.006375 **M8** 0.000000 0.008199 M9 0.000000 0.006525 M10 0.000000 0.005521 M11 0.000000 0.000018 M12 0.000000 0.000000 unused

(rising edge-triggered flip-flop clocked by XXX) (rising edge-triggered flip-flop clocked by XXX)

### Interconnect Skew: Parasitic Ranges

- From foundry
- Using multi-GPD analysis
  - Define reference corner
  - Define -min / -max reference corners, e.g., rcw\_t and rcw
  - Run extract\_parasitic\_range



#### **Interconnect Skew: Validation**

- Validate PS interconnect skew against golden slack
  - Golden slack = scale\_parasitics (scaling SPEF directly)
  - Test slack = PS interconnect skew slack



1 Sigma Worst Slack # of paths: 10000 # of corners: 163 Min Error: -6.007 ps (-0.854 %) Max Error: 9.668 ps (1.017 %) Mean Error: 0.054 ps (0.007 %) Mean Absolute Error: 0.208 ps (0.024 %) Worst Path: 29 (41, clock period = 0.703)



#### **Interconnect Skew: Results**

- Interconnect skew can induce slack shifts in paths
  - 5.3ps slack shift in setup
  - 3.4ps slach shift in hold
- Magnitude of the slack shift depends on the design
- Traditional corner-based STA / extraction methodology is not enough to cover timing shifts due to metal mistracking



#### **Interconnect Skew: Summary**

 PS Interconnect skew improves design robustness against potential back-end-ofline mistrack

• Derate based methods are simple and pessimistic

 PS Interconnect skew can also provide useful feedback to designers to identify dominating metal layer

# Thank you

#### Qualcomm

Follow us on: **f У in ⊘ ▶** For more information, visit us at: gualcomm.com & gualcomm.com/blog Nothing in these materials is an offer to sell any of the components or devices referenced herein.

© Qualcomm Technologies, Inc. and/or its affiliated companies. All Rights Reserved.

Qualcomm is a trademark or registered trademark of Qualcomm Incorporated. Other products and brand names may be trademarks or registered trademarks of their respective owners. •References in this presentation to "Qualcomm" may mean Qualcomm Incorporated, Qualcomm Technologies, Inc., and/or other subsidiaries or business units within the Qualcomm corporate structure, as applicable. Qualcomm Incorporated includes our licensing business, QTL, and the vast majority of our patent portfolio. Qualcomm Technologies, Inc., a subsidiary of Qualcomm Incorporated, operates, along with its subsidiaries, substantially all of our engineering, research and development functions, and substantially all of our products and services businesses, including our QCT semiconductor business. Snapdragon and Qualcomm branded products are products of Qualcomm Technologies, Inc. and/or its subsidiaries. Qualcomm patented technologies are licensed by Qualcomm Incorporated.