



Distributed-STA: A scalable solution for accurate STA signoff in large multi-billion transistor designs

Hima Arumbakar, Microsoft Corporation Arvind Sridhar, Microsoft Corporation

SNUG SILICON VALLEY 2024 2

# Agenda

- FullChip STA Challenges
- Traditional hierarchical methods
- HyperGrid- DSTA Flow
- Runtime & QoR comparisons
- Key Findings
- Highlights
- Limitations & Future Enhancements
- Q & A



Microsoft

## Full-chip Timing SignOff Challenges







Modern-day designs are increasing in **size and complexity**, putting strain on high-capacity compute resources to run **Full-chip STA**. Sometimes, it is impossible when design size is scaled-up.



Traditional hierarchical methods like **ETM and Hyperscale modeling** may not provide the accuracy and confidence required for final sign-off STA



We need a **scalable technology** for running Signoff runs without compromising **accuracy**.



**Distributed-STA** is a scalable solution that partitions large designs and performs multi-threaded analysis, providing both uncompromising accuracy and runtime benefits.

## **Traditional hierarchical methods**



### **Extracted Timing Models**

- Highly abstracted interface timing model
- Extracts only Input/Output timing arcs and related clk port information
- Compact, but less accurate
- Significant effort required to ensure generation of high quality ETM



## HyperScale Models

- Abstracted model highly dependent on physical hierarchies and their interactions, affected by MIM dominant logic.
- Extracts in-depth timing information pertinent to boundary logic
- Larger and more accurate than ETM
- Needs manual database and context management required for reliable rollups



4



# soft snug

# **HyperGrid Distributed Analysis**

# HyperGrid Distributed Static Timing Analysis (DSTA)

HyperGrid is a highly scalable technology which automatically partitions and distributes the design and performs timing analysis. It uses distributed and reusable hardware resources to reduce runtime, memory usage and cost.



SILICON VALLEY 2024 6

Microsoft

Snuc

# **DSTA Flow**

## Partitioning

	-

Splits the design into partitions, using fanin logic cones to clock and data endpoints, transcending physical hierarchies.



Pre-scans the clock network and the constraints to create well-balanced partitions in terms of gate-count and memory





**Microsoft** 

sn





Fanin logic cone include:

- Side load stages: models receiver loads outside the current partition
- Aggressor stages: models coupling capacitance for accurate noise and timing analysis



Due to the nature of the partitioning, same startpoints could be included in multiple partitions. And also, different partitions can contain different portions of the same block

## **DSTA Flow**

## Manager and Worker Processes







- Manager retains logical netlist representation and Worker contains all timing information
- Attribute caching HyperGrid utilizes caching of frequently accessed attributes within iterative constructs at the manager level allowing worker partitions to retrieve and execute faster loop iterations.
- The `cache\_distribute\_attribute\_data` command enables explicit attribute caching at the manager processes
- Distributed steps:
  - read parasitics
  - update\_timing
  - report generation
- Partially distributed steps:
  - read and link designs
  - read sdc

9

## DSTA Flow Running DSTA

- **distributed\_enable\_analysis**: Enables HyperGrid's distributed analysis feature.
- **distributed\_working\_directory**: Sets the path for the working directory; defaults to **dsta\_working\_dir**.
- set\_host\_options Configures remote worker processes and start\_hosts starts the workers
- start\_dsta: Runs distributed analysis and executes the analysis script with master-worker coordination.
- Restoring distributed session re-creates original configuration with same partitions and worker resources

HyperGrid Script	Existing Flat Script			
<pre># Enable partitioning and distribution set distributed_enable_analysis true set distributed_working_directory \$dsta_work_dir</pre>	<pre># Existing STA flow set_link_path "* lib_0p5v.db" read_verilog TOP.v</pre>			
# distribution setup	read_parasitics …			
<pre>set_host_options -num_process \$nProc -max_core \$mCore</pre>	read_sdc TOP.sdc			
… start_hosts	update_timing			
<pre>start_dsta -script flat_run.pt -no_of_partitions \$nProc</pre>	report_timing -max 10000 -path full_clock			
	<pre>save_session my_session</pre>			



Microsoft





## **Runtime Compare**



Hypergrid Runtime



	Gate count (million)	Partitions	Peak Memory (GB)	Overall runtime (hrs)	update_timi ng runtime (hrs)	
		Flat	470	33.5	4	
Design A 102		2	2 216 24			
		4	190 20		1.5	
	390	Flat	1490	71	14	
Dooign P		2	690	41	7	
Design B		4	480	37	3	
		8	350	33	3	
		Flat	~6500	~336	60	
Design C	1700	8	1000	148	37	
		12	850	144	26	

Microsoft

snug

 3x faster update\_timing

 1.5x faster overall runtime

 65% less Peak memory consumption

## **QoR Compare**

Microsoft



- +/- 2 ps accuracy on setup
- +/-1 ps accuracy on hold
- 100% match for DRCs, Noise, check\_timing and parasitic annotation

Max Delta	No of
Slack (ps)	Endpoints
0	97538
0 to 1	2359
1 to 2	103
Min Delta	No of
Slack (ps)	Endpoints
Min Delta	No of
Slack (ps)	Endpoints
0	99117
Min Delta	No of
Slack (ps)	Endpoints
0	99117
0 to 1	875

F	at GB	Α				D	STA G	BA			
Setu	p violations	5				Setu	p violations	5			
	Total	reg->reg	in->reg	reg->out	in->out		Total	reg->reg	in->reg	reg->out	in->out
WNS TNS NUM	-1.5661 -2412.6240 368213	-1.5661 -2324.2338 364883	-0.1478 -14.5420 858	-0.1036 -73.8482 2472	0.0000 0.0000 0	WNS TNS NUM	-1.5661 -2412.6199 368213	-1.5661 -2324.2296 364883	-0.1478 -14.5420 858	-0.1036 -73.8482 2472	0.0000 0.0000 0
Hold	violations					Hold	violations				
	Total	reg->reg	in->reg	reg->out	in->out		Total	reg->reg	in->reg	reg->out	in->out
WNS TNS NUM	-0.2147 -2424.2157 61303	-0.2147 -2424.2157 61303	0.0000 0.0000 0	0.0000 0.0000 0	0.0000 0.0000 0	WNS TNS NUM	-0.2147 -2424.2156 61303	-0.2147 -2424.2156 61303	0.0000 0.0000 0	0.0000 0.0000 0	0.0000 0.0000 0
FI	at PB	Α				D	STA P	BA			
Setup	o violations	5				Setu	p violations	5			
	Total	reg->reg	in->reg re	g->out in	->out		Total	reg->reg	in->reg re	g->out in	 ->out
WNS TNS NUM	-1.5480 -163.9540 15731	-1.5480 -77.8353 12477	-0.1450 - -14.0995 -7 811	0.0899 0 2.0192 0 2443	0.0000	WNS TNS NUM	-1.5480 -163.9533 15731	-1.5480 -77.8345 12477	-0.1450 - -14.0995 -7 811	0.0899 0 2.0192 0 2443	.0000 .0000 0
Hold	violations					Hold	violations				
	Total	reg->reg	in->reg	reg->out	in->out		Total	reg->reg	in->reg	reg->out	in->out
WNS TNS	-0.2124 -2195.3896	-0.2124 -2195.3896	0.0000	0.0000	0.0000	WNS TNS	-0.2124 -2195.3920	-0.2124 -2195.3920	0.0000	0.0000	0.0000

SNUG SILICON VALLEY 2024 12

# **Key Findings**





Our comprehensive analysis of various gate-count designs has led to preliminary estimations for optimal partitioning and computational needs. These guidelines aim to provide a solid starting point for users, keeping in mind the specificities of each design's clocking, constraints, and modeling requirements.

- Optimal gate count per partition: 100-150 million
- □ Optimal memory requirements per partition: **400-500GB**
- expected link\_design runtime: 1 hr \* number of partitions
- □ Linking runtime increases with increased partitioning
- Partitions less than 100 millions gate count do not yield faster runtimes for distributed steps, but degraded linking runtime as the manager is working harder to do more partitioning
- Although further partitioning beyond optimal range flatlined with respect to runtimes, it may be preferred in some cases as lower memory resources might be more readily available in your server pool
- Accuracy was not affected by the number of partitions from our **QoR comparison** of different designs

The provided calculations are highly dependent on the specific design and its unique modelling. Users are encouraged to adjust these guidelines based on their project's needs and available resources.







SNUG SILICON VALLEY 2024 15

## Highlights

### Highlights

- Highly scalable technology that can handle multi-billion gate count designs
- 3x faster timing update and report generation runtime
- 65% lower memory consumption
- +/- 2ps accurate with full visibility to the design
- Automatic partitioning and distribution under the hood
- Same setup as flat STA, no need to manipulate parasitics, constraints, etc.
- Quick and easy to launch DSTA runs without child database/context dependencies
- Supports GPD stitching and avoids large flat SPEF
- All latest features are supported like DSLG, distance POCV, ECO fixing with PrimeClosure, Hyperscale models and context, etc.



Microsoft

## **Challenges & Future Enhancements**

### Microsoft



#### **Limitations/Challenges**

- Linking in design takes significantly longer compared to standard flat runs due to the detailed pre-scanning of clock networks and SDC for efficient partitioning.
- Requires multiple iterations to optimize the partitioning and compute resource needs specific to your design and machine pool
- Understanding the manager-worker interactions is crucial for runtime optimization.
- DSTA is heavily multi-threaded and is very sensitive to job-scheduling queues and policies which has its own multi-threading algorithms
- Certain PrimeTime commands like report\_qor and get\_timing are notably slower in DSTA.
- Addressing issues or performance bottlenecks in DSTA flow can take longer given the size of the design
- For sourcing large tcls after update\_timing, load\_constraints is essential for significant speedup in DSTA
- Does not currently support features like SMVA/DVFS, ECO fixing (automatic or manual), netlist editing commands and HyperTrace PBA

#### Planned Enhancements in 2023.12-SP\*

- HyperScale context with MIM merging is available, but there are further enhancements in progress for this
- Improvements aimed at get\_timing\_paths, report\_qor, and similar commands for better runtimes.
- Enhanced pre-scanning of SDC during partitioning is in development to improve both memory usage and runtime performance.





# THANK YOU

YOUR INNOVATION YOUR COMMUNITY