

Unleashing Efficiency: Cloud-Powered Advancements in Physical Verification for Advanced Semiconductor Nodes

Vilesh Shah, Shantanu Divekar, Vikash Tyagi, Evan Chen
Asteralabs

Agenda



- About Astera Labs
- PV Challenges for Connectivity and Ultra-High Bandwidth Designs
- PV Signoff flow in Astera Labs
 - Cloud and ICV
- Synopsys IC Validator(TM) Methodology
 - Explorer, Heat-map and DV diagnostics
 - Short Debugging
 - PERC

Products and Technology

Silicon and System Products to Address Performance Bottlenecks



Aries Platform

PCIe/CXL Smart DSP Retimers




Taurus Platform

200G/400G/800G Smart Cable Modules



Leo Platform

CXL memory controller acceleration



Agenda



- About Astera Labs
- PV Challenges for Connectivity and Ultra-High Bandwidth Designs
- PV Signoff flow in Astera Labs
 - Cloud and ICV
- Synopsys IC Validator Methodology
 - Explorer, Heat-map and DV diagnostics
 - Short Debugging
 - PERC

Physical Verification Requirements



Challenges for high-bandwidth designs


- Fast performance is a key requirement
 - Early design verification with dirty block/chip level data is usually time-consuming
 - Long runtimes due to PG shorts across complex power domains
- DRC closure in 5nm/7nm is challenging
 - Aligning FIN and PO across the blocks
 - Analog/Digital IP from different companies needs to follow different placement grid
- Base density issues near IP edge
 - IP base layers where Foundry fill deck is not friendly
- The LUP violations closer to high voltage IP requires a lot of up-front planning since they must meet very strict LUP density and spacing rules from Foundry
- DRC runs scale very linearly with number of CPUs available – we used from 4 cpu to 384 cpu jobs spread over multiple servers

Agenda



- About Astera Labs
- PV Challenges for Connectivity and Ultra-High Bandwidth Designs
- PV Signoff flow in Astera Labs
 - Cloud and ICV
- Synopsys IC Validator Methodology
 - Explorer, Heat-map and DV diagnostics
 - Short Debugging
 - PERC

Astera Labs Physical Verification Flow



- Place & Route (Synopsys Fusion Compiler(TM))
 - Floorplan to chip finish
 - Tech file-based DRC
- Chip assembly
 - merged in Synopsys FC
- Full chip Verification (Synopsys IC Validator)
 - DRC (FEOL, BEOL, VDR)
 - LVS
 - Antenna
 - FILL
 - PERC


15+ PV signoff with ICV for N16/N7/N5 Nodes.

AWS Cloud for Physical Verification



On-Demand scaling for fast performance

- AWS Cloud resources used for all design flow, including physical verification
- On-Demand resource access enables to scale physical verification jobs for faster runtime
- Synopsys IC Validator is cloud friendly, easy to setup and great scalability



Agenda




- About Astera Labs
- PV Challenges for Connectivity and Ultra-High Bandwidth Designs
- PV Signoff flow in Astera Labs
 - Cloud and ICV
- **Synopsys IC Validator Methodology**
 - Explorer, Heat-map and DV diagnostics
 - Short Debugging
 - PERC

Quick Verification During Early Design Stage



- Synopsys IC Validator Explorer DRC enables fast DRC for early design verification
 - Quickly checks fundamental design issues
 - Fix large design issues before signoff
- Easy debugging with DRC heatmap
- Voltage dependent diagnostics for VDR rule

Run Time		
No of CPUs	DRC Explorer Runtime (Hrs.)	DRC Run time
32	3:00:50	18+ Hrs.



DRC Heatmap

Faster dirty design verifications

Quick Verification During Early Design Stage



- **Fill Overlap Diagnostics**

- Heatmap helped to identify the region and the cells causing these violations
- HDBELT* cells placed in the center have issues.

The screenshot displays the ICV Live DRC interface. The main window shows a 'Violation Heat Map' with a color-coded grid representing error density. A 'Violation Selection' table provides a hierarchical breakdown of errors.

Category	Hierarchical	Flat
Explorer-Categorized Errors	1,489,981,356	3,245,042,765
Fill Overlap Diagnostics	1,255,427	1,255,463
Priority Rules	18,734,919	32,518,908
Voltage-Dependent Diagnostics	1,469,991,010	3,211,268,394

Violation/Function	Hierarchical	Flat
H210.CMOB.S.5.1	48,826	48,829
./drc:129814.and	48,826	48,829
SRAM_CMOB.S.5	48,826	48,829
H210.CMOB.S.4	20,628	20,631
H280.CMOB.S.4	20,628	20,631
H280.CMOB.S.4.1	20,628	20,631
H280.CMOB.S.4.1.1	20,628	20,631
H210.CMOA.S.4.2.4	8	8
H280.CMOA.S.4.2	8	8
H280.CMOA.S.4.2.1	8	8
H280.CMOA.S.4.2.2	8	8
H280.CMOA.S.4.2.3	8	8
H280.CMOA.S.4.2.4	8	8

Color	Error Count
Red	401
Orange	268
Yellow	179
Light Green	120
Dark Green	80


Faster dirty design verifications

Quick Verification During Early Design Stage



- **Priority Rules**

- ~18 million signoff rules violations were flagged by DRC explorer.
- Heatmap for all these rule helped to debug these issues faster.



Faster dirty design verifications

Quick Verification During Early Design Stage




- **Voltage-dependent diagnostic**

- EXPLORER.VOLTAGE.CONFLICT
- EXPLORER.VOLTAGE.LAYER.CONFLICT
- EXPLORER.VOLTAGE.SANITY

The screenshot shows two windows from a design tool. The 'Violation Browser' window displays a tree view of violations, with 'sco_top' expanded to show 'encrypted function (.../drc:41925)' with 33 errors. The 'Error List' window shows a table of errors with a red box highlighting the values 1.1500 and 0.9600.

Status	ID	Parent Struct/Cell Struct/	Child Coords(lower left x, y)	(upper right x, y)	Net	Layer	From	User Comment
✖	Error E.87.101.2	In all instances of						
▼		sco_top	(890.6818, 6275.6377)	(890.6823, 6275... 3...	M7_HV_ID			1.1500
▼		sco_top	(891.7233, 6235.1123)	(891.7237, 6235... 3...	AP_HV_ID			0.9600
✖	Error E.87.101.3	In all instances of						
✖	Error E.87.101.4	In all instances of						




Faster dirty design verifications

Quick Verification During Early Design Stage



- **Voltage-dependent diagnostic**

- EXPLORER.VOLTAGE.CONFLICT
- EXPLORER.VOLTAGE.LAYER.CONFLICT
- EXPLORER.VOLTAGE.SANITY



Violation Category Explorer-Categorized Errors

Category	Total
Explorer-Categorized Errors	5,755.71
Fill Overlap Diagnostics	1,255.41
Priority Rules	3,392.62
Voltage-Dependent Diagnostics	1,107.64

Violation Browser

Violation/Cell/Function	Error	Total Errors
EFHD128X32_SA_BL_TBL_4TO1	5	5
EFHD128X32_WL_DECX_LVL_64_4K	34	34
PCLAMP_C_H	1	1
TEF05F128X32HD18_PHRM	131	131
dwc_pcie6_cm_serdes_top_ns_cm_ana_mplla_top	4	4
dwc_pcie6_cm_serdes_top_ns_cm_ana_mpllb_top	4	4
dwc_pcie6_cm_serdes_top_ns_cm_ana_sup_rtune_comp	1	1
dwc_pcie6_trrx_top_ns_rx_ana_rx_sigdet_bias	1	1
sco_top	2	2
encrypted function (.../drc:41925)	1	1

Error List

encrypted function:41925

Status	ID	Parent Struct/Cell Struct/	Child Coords(lower left x, y)	(upper right x, y)	Net	Layer	From	User Comment
✖	Error E.90.54606.1	In all instances of						
		dwc_pcie6_cm_...	(190.6410, 31.0910)	(190.6860, 31.1...)	1...	NSD_CORE		voltage = 0.7500
		dwc_pcie6_cm_...	(184.4025, 29.7415)	(184.4525, 29.7...)	1...	M2_09VM		voltage = 0.9000
		dwc_pcie6_cm_...	(190.6410, 31.4270)	(190.6860, 31.5...)	1...	PSD_CORE		voltage = 0.7500
		dwc_pcie6_cm_...	(185.2510, 31.9310)	(185.3350, 32.1...)	1...	NSD_12		voltage = 1.2000
		dwc_pcie6_cm_...	(181.0390, 25.2110)	(181.0930, 25.3...)	1...	GATE_12		voltage = 1.2000

Violation Detail


EXPLORER.VOLTAGE.LAYER.CONFLICT : Conflicting Marker Layer Voltage:
 encrypted function (.../drc:41925)

Faster dirty design verifications

Delta Voltage Rule debugging



- Delta voltage debug features helped to debug DV rule faster
- Traditionally we just see error markers



File View Tools Classification Windows Help

Load Results x Run Summary x DRC Errors x

Custom Filter Search (Alt+E)

Violation Browser

Violation/Cell/Function	Error	Total Errors
layout_drawn_errors:missing_cell	1	1
VC.S.6.1:VC	10,628	10,628
sco_top	10,628	10,628
dv_error_voltage_source_error_nets (./drc:217912)	10,000	10,000
dv_error_voltage_source_error_nets (./drc:217928)	628	628

Error List

dv_error_voltage_source_error_nets:217912

Status	ID	(lower left x, y)	(upper right x, y)	Distance	Delta-voltage	Extra-link	Property1	Property1 source	Property2	Property2 source
Error	E.10.101.1	(0.7070, 6963.6700)	(0.7630, 6963.6710)	0.0480	1.9800	NONE	high = 1.9800 high = 0.7500	(group = MVH, property = high) (group = NSD_CORE, property = high)	low = 0.0... low = 0.0...	(group = MVL, property ...) (hard-coded)


Faster Delta Voltage Rule Debugging

Delta Voltage Rule debugging



- Delta voltage debug GUI provides controls to highlight source voltages
- All the source voltages available on the net causing this error can be highlighted.

0.906




Faster Delta Voltage Rule Debugging

Delta Voltage Rule debugging



- Net trace allows to highlighting complete net causing this delta voltage Error.



Faster Delta Voltage Rule Debugging

Agenda






- About Astera Labs
- PV Challenges for Connectivity and Ultra-High Bandwidth Designs
- PV Signoff flow in Astera Labs
 - Cloud and ICV
- **Synopsys IC Validator Methodology**
 - Explorer, Heat-map and DV diagnostics
 - Short Debugging
 - PERC

LVS Short-Finder



- Interactive short debugging using short finder utility.
- The shorted path of the short is highlighted with the option to emulate the fixes without re-running LVS again



LVS Short-Finder



- Emulate the possible fixes by analyzing the short
- Once the short is clean do those fixes in the layout. All required information are available in VUE.

Cell	Layer
EFHD32X32_POWER_SWITCH_IO_BASE_2K/EFHD32X32_POWER_SWITCH...	M2_A
EFHD32X32_POWER_SWITCH_IO_BASE_2K/EFHD32X32_POWER_SWITCH...	VIA1
EFHD32X32_POWER_SWITCH_IO_BASE_2K/EFHD32X32_POWER_SWITCH...	M1_A
EFHD32X32_POWER_SWITCH_IO_BASE_2K/EFHD32X32_POWER_SWITCH...	VIA1
EFHD32X32_POWER_SWITCH_IO_BASE_2K/EFHD32X32_POWER_SWITCH...	M2_B

ID	Change	Cell	Layer	Coordinates	Revert Change
0 - ...	Removed	EFHD32X32_POWER_SWIT...	M1_A	(0.709, -0.158) - (0.769, 11.676)	Revert
0 - ...	Removed	EFHD32X32_POWER_SWIT...	VIA1	(0.731, 0.335) - (0.747, 0.351)	Revert

Agenda



- About Astera Labs
- PV Challenges for Connectivity and Ultra-High Bandwidth Designs
- PV Signoff flow in Astera Labs
 - Cloud and ICV
- **Synopsys IC Validator Methodology**
 - Explorer, Heat-map and DV diagnostics
 - Short Debugging
 - PERC

Synopsys IC Validator PERC Results



ICV PERC Results on N5 Design		
PERC Flow	No of CPUs	Runtime (Hrs.)
Netlist/Topological checks	32	1:54:13
Point to Point (P2P) Resistance check	32	11:11:07
Current Density (CD) checks	32	10:18:20

- Running all rules from foundry provided PERC deck
- Synopsys StarRC(TM) bases extraction for P2P and CD checks

Full Chip PERC verification

Synopsys ICV PERC Flow Run Result Reports



Power	Ground	Clamp Type	nfin
VDD	VSS	Single	4923840.00
VDDIO	VSS	Single	1168128.00
VP	GD	Single	3878400.00
VPDIG	GD	Single	775680.00
VPH	GD	Single	5564928.00
VPOD	GD	Single	7425024.00
VQPS	VSS	Cascoded (2-stage)	85078.00

ESD Network File									
I/O	Power	Ground	Primary Up (Type)	Primary Down (Type)	Secondary Up (Type)	Secondary Down (Type)	Clamp Type	nfin	
A_PERN0	VPH	GD	PRIMARYUPDIO (Single)	PRIMARYDOWNDIO (Single)	SECONDARYUPDIO (Single)	SECONDARYDOWNDIO (Single)	Single	5564928.00	
A_PERN1	VPH	GD	PRIMARYUPDIO (Single)	PRIMARYDOWNDIO (Single)	SECONDARYUPDIO (Single)	SECONDARYDOWNDIO (Single)	Single	5564928.00	
A_PERN10	VPH	GD	PRIMARYUPDIO (Single)	PRIMARYDOWNDIO (Single)	SECONDARYUPDIO (Single)	SECONDARYDOWNDIO (Single)	Single	5564928.00	
A_PERN11	VPH	GD	PRIMARYUPDIO (Single)	PRIMARYDOWNDIO (Single)	SECONDARYUPDIO (Single)	SECONDARYDOWNDIO (Single)	Single	5564928.00	
A_PERN12	VPH	GD	PRIMARYUPDIO (Single)	PRIMARYDOWNDIO (Single)	SECONDARYUPDIO (Single)	SECONDARYDOWNDIO (Single)	Single	5564928.00	
A_PERN13	VPH	GD	PRIMARYUPDIO (Single)	PRIMARYDOWNDIO (Single)	SECONDARYUPDIO (Single)	SECONDARYDOWNDIO (Single)	Single	5564928.00	
A_PERN14	VPH	GD	PRIMARYUPDIO (Single)	PRIMARYDOWNDIO (Single)	SECONDARYUPDIO (Single)	SECONDARYDOWNDIO (Single)	Single	5564928.00	
A_PERN15	VPH	GD	PRIMARYUPDIO (Single)	PRIMARYDOWNDIO (Single)	SECONDARYUPDIO (Single)	SECONDARYDOWNDIO (Single)	Single	5564928.00	
A_PERN2	VPH	GD	PRIMARYUPDIO (Single)	PRIMARYDOWNDIO (Single)	SECONDARYUPDIO (Single)	SECONDARYDOWNDIO (Single)	Single	5564928.00	
A_PERN3	VPH	GD	PRIMARYUPDIO (Single)	PRIMARYDOWNDIO (Single)	SECONDARYUPDIO (Single)	SECONDARYDOWNDIO (Single)	Single	5564928.00	
A_PERN4	VPH	GD	PRIMARYUPDIO (Single)	PRIMARYDOWNDIO (Single)	SECONDARYUPDIO (Single)	SECONDARYDOWNDIO (Single)	Single	5564928.00	
A_PERN5	VPH	GD	PRIMARYUPDIO (Single)	PRIMARYDOWNDIO (Single)	SECONDARYUPDIO (Single)	SECONDARYDOWNDIO (Single)	Single	5564928.00	
A_PERN6	VPH	GD	PRIMARYUPDIO (Single)	PRIMARYDOWNDIO (Single)	SECONDARYUPDIO (Single)	SECONDARYDOWNDIO (Single)	Single	5564928.00	
A_PERN7	VPH	GD	PRIMARYUPDIO (Single)	PRIMARYDOWNDIO (Single)	SECONDARYUPDIO (Single)	SECONDARYDOWNDIO (Single)	Single	5564928.00	
A_PERN8	VPH	GD	PRIMARYUPDIO (Single)	PRIMARYDOWNDIO (Single)	SECONDARYUPDIO (Single)	SECONDARYDOWNDIO (Single)	Single	5564928.00	

Path ID	Source	Sink	Segment	Net	Segment Res (Ohms)	Total Path Res (Ohms)	Rule Limit (Ohms)	Rule Name	Pass / Fail
01213_0_01213_00000	I 7194D1FA372805 I 7194D1FA2135819 I 7194D1FA3680736 I 7194D1FA2774518 N 2564235 (IO: A_PETP5)	GD	1 of 1	GD	2.7265	2.7265	10.0	ESD.14.5.1gU	✓
01214_0_01214_00000	I 7194D1FA372805 I 7194D1FA2135819 I 7194D1FA3680736 I 7194D1FA2774518 N 2564236 (IO: A_PETN5)	GD	1 of 1	GD	2.7167	2.7167	10.0	ESD.14.5.1gU	✓
01142_0_01142_00000	I 7194D1FA372805 I 7194D1FA2135819 I 7194D1FA3680736 I 7194D1FA2783956 N 1662209 (IO: A_PERP5)	GD_VPH	1 of 1	GD	4.3672	4.3672	10.0	ESD.14.5.1gU	✓
01217_0_01217_00000	I 7194D1FA372805 I 7194D1FA2135819 I 7194D1FA3680736 I 7194D1FA2783956 N 3443183 (IO: A_PERN5)	GD_VPH	1 of 1	GD	4.3369	4.3369	10.0	ESD.14.5.1gU	✓

Summary



- Synopsys IC Validator delivered full flow performance and productivity for physical signoff of leading Astera Labs design
 - DRC Explorer provided a quick and efficient method for early analysis and finding and debugging hot spots
 - Complete reliability and ESD verification with Synopsys ICV PERC
- 15+ successful tapeouts with Synopsys ICV for N16/N7/N5 designs.

***THANK
YOU***

***YOUR
INNOVATION
YOUR
COMMUNITY***