## Taming formal with intelligent automation?

Tobias Ludwig, CEO LUBIS EDA









#### **Bug detection machine**





# How to deal with common blocks Free your schedule if you're an expert Why the cloud makes formal feasible





#### Smart prompting





snu

### Example



#### Verification Wrapper Ambiguous DUT module wrapper #( module design\_x ( input logic clk, What does it do? parameter num\_reqs = 2 input logic [1:0] a, ) ( output logic b input clk, ); input a, logic [1:0] x = 2'b00; output b always\_ff @(posedge clk) begin ); if (a != 2'b00) begin $x \le x + 1'b1;$ fv\_lubis\_rr\_arbiter\_vapp if (x == 2'b10)x <= 2'b00; #( end Large Language .num\_reqs(num\_reqs) end fv\_lubis\_rr\_arbiter\_vapp\_inst Model assign b = (a & (x == 2'b00)) | ((a >> 1) & (x == 2'b01)); (LLM) .clk(clk), endmodule .reqs(a), .grant(b) Verification Apps design\_x design\_x\_inst Library .clk(clk), .a(a), .b(b) endmodule Smart Prompt



## What's the buzz about CI/CD

And how does that fit into hardware world?

#### Software CI/CD



#### We need two items:

- Unit tests
- Pipelines

#### Hardware CI/CD



#### We need two items:

- Formal Properties
- Pipelines



snu

#### Unit Tests vs Formal Properties



#### Software Unit Test

```
// Test case for Car::accelerate method
TEST_F(CarTest, AccelerateIncreasesSpeed) {
    // Arrange: Set initial speed
    car->setSpeed(50);
    // Act: Accelerate the car
```

```
car->accelerate(20);
```

```
// Assert: Check if the speed has increased by 20
EXPECT_EQ(car->getSpeed(), 70);
```

- Checks specific situation
- A bug in accelerating by 40 cannot be caught

Hardware Formal Property

```
property p_acceleration_behavior;
accelerate == 1'b1
|=>
speed_next == (speed + acceleration_amount)
endproperty
```

- Checks a behavior
- Any bug in acceleration can be caught



## Formal is different than Unit Testing!



How does a good and a bad formal property look like?

JAL: Jump and Link instruction

```
property p_jal_instruction;
    jal_instruction_executed
|->
    dut_register_file == expected_register_file
    dut_pc == expected_pc
    dut_csr == expected_csr
endproperty
```





## Formal is different than Unit Testing!



How does a good and a bad formal property look like?

JAL: Jump and Link instruction

```
property p_jal_instruction_regfile;
```

jal\_instruction\_executed

->

```
dut_register_file == expected_register_file
endproperty
```

```
property p_jal_instruction_pc;
    jal_instruction_executed
    |->
        dut_pc == expected_pc
endproperty
```

property p\_jal\_instruction\_csr; jal\_instruction\_executed |-> dut\_csr == expected\_csr endproperty



#### Piecing it all together









🛞 LUBISEDA

## Results/Benchmarks

How much time does it take to setup and find the first bug?









#### Make sure you get your AIP quick!



#### The generated assertion



```
SHA Rounds to SHA Rounds 1 a: assert property (disable iff(!rst) SHA Rounds to SHA Rounds 1 p);
//SHA ROUNDS: Compute a new digest
                                                                            property SHA Rounds to SHA Rounds 1 p;
for (i=0; i<NUM ROUNDS; ++i) {</pre>
                                                                             SHA Rounds &&
    insert state("SHA Rounds");
                                                                             (i >= 'sd16) &&
                                                                             (('sd1 + i) < 'sd80)
                                                                             - >
    k = K[i];
                                                                             ##1 (SHA Input notify == 0) and
    if (i < 16){
                                                                             ##1 (out notify == 0) and
         w = W[i];
                                                                             ##1
     } else {
                                                                             SHA Rounds &&
                                                                             H 0 == $past(H 0, 1) &&
         tmp w = delta1(W[14]) + W[9] + deltaO(W[1]) + W[0];
                                                                             H 1 == $past(H 1, 1) &&
         for (j=0; j<15; ++j) {</pre>
                                                                             [...]
              W[j] = W[(j+1)];
                                                                             H 7 ==  $past(H 7, 1) &&
                                                                             W 0 == $past(W 1, 1) &&
        W[15] = tmp w;
                                                                             W 10 == $past(W 11, 1) &&
                                                                             W 11 == $past(W 12, 1) &&
         w = tmp w;
                                                                             W 12 == $past(W 13, 1) &&
     };
                                                                             W 13 == $past(W 14, 1) &&
                                                                             W 14 == $past(W 15, 1) &&
                                                                             W 15 == 64'((((delta1($past(W 14, 1)) + $past(W 9, 1)) + delta0($past(W 1, 1))) + $past(W 0, 1))) &&
    t1 = T1(e, f, g, h, k, w);
                                                                             W 1 == $past(W 2, 1) &&
    t_2 = T_2(a, b, c);
                                                                             W 2 == $past(W 3, 1) &&
    h = q;
                                                                             [...]
    q = f;
                                                                             W 8 == $past(W 9, 1) &&
                                                                             W 9 == $past(W 10, 1) &&
    f = e;
                                                                             a == 64'((T1($past(e, 1), $past(f, 1), $past(g, 1), $past(h, 1), (($past(i, 1) == 'sd16) ? 64'd1647287
    e = (d + t1);
                                                                             b == $past(a, 1) &&
    d = c;
                                                                             c == $past(b, 1) &&
    c = b:
                                                                             d == $past(c, 1) &&
                                                                             e == 64'(($past(d, 1) + T1($past(e, 1), $past(f, 1), $past(g, 1), $past(h, 1), (($past(i, 1) == 'sd16))
    b = a;
                                                                             f == $past(e, 1) &&
    a = (t1 + t2);
                                                                             q ==  $past(f, 1) &&
};
                                                                             h == $past(g, 1) &&
//Done: Provide the new digest to the output interfae
                                                                             i == ('sd1 + $past(i, 1));
                                                                            endproperty
insert state("DONE");
```

#### ABOUT US

We are helping our customers find **simulation-resistant** and **corner-case bugs** in high-risk silicon design or IP blocks

LUBIS on cloud enables you to:

1Reach your silicon design verification goals fasterImage: Team 20+2Uncover hard to find functional bugs in your designImage: Team 20+3Stay within your budget and tape-out scheduleImage: Team 20+3We love formal



#### Demo

riscifier.lubis-eda.com









## Setup

< 5 min







## Configure



	Upload Design	Configure Design	Choose AIP	Configure AIP	
Тор					^
ТОР		RiscVTop			
Parameters					$\sim$
Defines					$\sim$

Elaborate and Compile



#### **AIP** selection







#### **AIP** selection







## AIP config



Upload Design	Configure Design	Choose AIP	Configure AIP	
RISC-V				^
CORE_ISA	RV32I			
SUPPORTS_M_EXTENSION	0			
SUPPORTS_C_EXTENSION				
NUM_REGISTERS	32			٢
NUM_PIPELINE_STAGES	5			٢
MEMORY_MODEL	weak			
CACHE_LINE_SIZE	64			٢
L1_CACHE_SIZE	16384			٢



#### Post setup



#### Project overview

simple-riscv https://gitlab.com/lubis1/lubis-on-cloud/demo-riscv Last analysis: 26/04/2024, 16:26:25					
Checks: 705	Passed: <u>100.00%</u>	Failed: <u>0.00%</u>	Skipped: <u>0.00%</u>	Coverage: 100%	

#### Debugging

regfile ()	8	$\odot$	10 min 39 sec	05 min 04 sec	6260 MB	6169.63 MB	Run Show Counterexample	s •
Counterexample for state: mcause	Hide							.fsdb
E 600 0 QQ0 K	<b>4 44 4 ► № №</b> 14 →		c					.vcd
Scopes								
<ul> <li>testhanch</li> </ul>	mem_axi_awprot [2:0]		(8					
- Construction								
	trace_valid							
	trace_data [35:0]		XXXXXXXXXXX			00000G40000000000000000000000000000000	10000000000000000000000000000000000000	000000000000000000000000000000000000000
	tests passed							





Everyone: Verify your common blocks!
 You're an expert? Don't do repeating tasks.
 Use a cloud to make formal scale



#### Questions?



Follow us to get notified on news about: services, formal training, software or the crypto hashing algorithms

