

Multiphysics Integrity over Physical Implementation Cycles


Jérôme Toublanc, Principal Product Manager
Ansys

From Multiple Physics to Multiphysics


Ansys




Coupling between Physics




Signal Integrity



Interconnects
vs. High-Speed Performance




Power Integrity



Power Delivery Network
vs. Performance



Thermal Integrity




Power / Heat Dissipation
vs. Reliability

Mechanical Integrity





Fatigue / Warpage
vs. Reliability



Why so hot?

More than T°

Ansys



Heat Dissipation (conduction, coupling, transfer) relies on many design parameters


Temperatures and Gradients impact performances (power, frequencies) and reliability (lifetime, warpage, fatigue)

Need to simulate, to understand and to validate Thermal Integrity, from pre-Layout to SignOff

Thermal Integrity?

Definition and scope of analysis

Ansys



* Coefficient of thermal expansion


** Black's equation, Mean Time To Failure function of: J = Current Density, Ea = Activation Energy, R = Boltzmann's constant, T = Kelvin temperature

Multi-die Integrity & Reliability Solution

Ansys



RedHawk-SC Electrothermal, single purpose build platform




Multiphysics simulation platform for Multi-Die Chiplets

1. Multi-die Setup

- ✓ Assembly of chip-package-system
- ✓ Advanced 3D-IC packaging with million+ connections
- ✓ Provide configuration for die level EMIR (RedHawk-SC, Totem-SC) and ESD (Pathfinder-SC)

2. Thermal/Structural integrity

- ✓ Static/Transient Thermal Analysis
- ✓ Static/Transient Electrothermal Analysis
- ✓ Thermal-induced Stress-strain analysis
- ✓ Multiphysics electro-thermal-mechanical analysis



Assembly-Model-Simulation

3. Signal/Power integrity

- ✓ Interposer/Package/PCB extraction and co-simulation
- ✓ Chip Model Analyzer
- ✓ High-speed signal integrity analysis with power-noise impacts

It is about bringing Thermal (Icepak) & Structural (Mechanical) expertise to the chip designers, for Pre-Layout to Signoff Analysis

Die Thermal Modeling

Ansys



From expected to final implemented power density



Die Power Modeling
Uniform Power Density over die



Block Power Modeling
Non-uniform Power Density over die




Need for
Block Power Modeling

Block Level Modeling Application 1/2

Ansys



Transient Power-Thermal Management use case simulation




Thermal-Aware transient Power Management & Optimization


Block Level Modeling Application 2/2



Thermal Field Metamodeling for interactive Power-Thermal exploration




Stacked Dies Configuration



Multi-Die Power Assembly

Building Thermal Training data

Thermal Field Metamodel




Power-Thermal Management
interactive exploration

Die Thermal Modeling

Ansys



From expected to final implemented power density




Physical Implementation Cycles

Chip Thermal Model (CTM)

High Fidelity Die Modeling



Die Modeling from Layout Analysis (LEF/DEF)



Tile-Based Die Modeling

- ✓ T° aware Power Density
- ✓ Metal Density Modeling





Model supported within:


- ✓ /RedHawk-SC Electrothermal
- ✓ /Icepak



Support encrypted technology files from foundry



CTM - Metal density



CTM – Heat flux map



Die Reliability Signoff

Ansys



Thermal aware Electromigration analysis

Dies Level /RedHawk-SC



$$T^{\circ}_{\text{Final}} = T^{\circ}_j + \Delta T^{\circ}$$

✓ Thermal-aware Electromigration Signoff


with /Totem-SC for Analog Layouts




Multi-Die Level /RedHawk-SC Electrothermal



Chip Thermal Models



Chip Thermal Profiles*



Multi-Die Thermal Analysis

✓ High fidelity Thermal Analysis


* Temperature Profile (T°_j) = Per-layer per-Tile Temperature

3DIC Compiler

Ansys







Thermal Integrity from the physical implementation platform



Productivity, Accuracy & Convergence over the physical implementation cycles of the Multi-die system

Thermal Integrity Optimization

Synopsys 3DIC Compiler & Ansys RedHawk-SC Electrothermal



Thermal Floorplanning optimization

- 4x Different TSV Floorplan strategies
- 4x Different Thermal behavior
- ✓ Configuration B gives the best thermal results
 - 12% difference in max peak temperatures
 - Superior isotherm distribution across the whole die





Thermal Assessment of TSV Floorplan in < 2 Hours

Thermal Integrity over Design Stages

Ansys



Convergence from early Optimization to final Signoffs



Thermal Floorplanning

- Heat Sources / Power floorplanning
- Bump/TSV exploration
- Heatsink, boundary model

Thermal-Stress Reliability

- Golden standard
- Mature, proven
- Full system integrity

Power-Thermal Management

- Power-Thermal Scenario Profiling
- Thermal Field Metamodel
- Transient Thermal Analysis

Thermal-Aware Design Closure

- ElectroMigration SignOff
- Root cause Analysis
- Net based Visual debug

Multi-dies System
Pre-Layout SignOff

Individual IPs'
RTL Power SignOff

Individual Die
Post Layout SignOff

THANK YOU

Merci

Our
Technology,
Your
Innovation™