

Next-Generation Verdi: Overview of the IDE and the Verification Management System

Jens Dickel, Ionut Cirjan, Noam Roth
Synopsys

Agenda




- Introduction to Next-Generation Verdi
- Synopsys Verdi® Verification Management System with VC Execution Manger
- Verdi Integrated Design Environment (IDE) with Euclide
- Summary + Q&A

Introduction to Next-Generation Verdi


Impact on Right First-Time Silicon

Fewer First-Time Right




More Respins

Logic Bugs Dominating



Main Cause of Respins

Verification Time Spent





Need to Reduce Debug Time!

Source: Wilson Report 2022


AI-Assisted Debug Flow



Next-Generation Debug: Improves debug productivity up to 10X



Introducing Next-Generation Verdi Platform




Verdi Verification Management System

Verification Management System




Manager and Dashboard




- Test planning, execution & debug, coverage merge and annotation
- Enables verification data-over-time to be mined for analytics

Planner




- Multi-user test scheduling/planning
- Supports change history and restore
- API for automated report generation and updates

Runner




- Runs regressions
- Order tests to eliminate long tail
- Synopsys VCS® engine performance enhancement

Coverage



- Continuously merges incoming coverage
- Integrated tagged VDB from ad hoc regression runs
- Can generate moving window merge VDB



Verification Management System



Unified Cockpit

Driving towards Coverage Closure

- All in one place GUI
- GUI layouts
- UI Customization
- Interconnections
- Coverage Results
- Coverage Analysis



Plan

Spec Document

Tests

All specification, planning, tests definition correlated in one place.

1. Introduction

DUT RCA solution not only provides a good debug entry, but also automatically analyzes the possible root cause of differences between designs and simulation results.

1.1. Technology Overview

It's also available to trace differences for VCS migration or VCS options change. Following are the main engines of DUT RCA that make up the analyzers:

1.1.1. Log Analysis

Log Analysis includes fail analysis, fuzzy match and message analysis technology to perform error messages analysis:

- Assertion Fail Analysis
Detects the first assertion error message from the simulation log and the assertion property related signals as debug entry (the accurate is high)
- Fuzzy Match
- Message Analysis
Identify which scoreboard printed the message, then based on transaction dumping information, to identify which interface is suitable the debug entry.

1.2. DUT RCA Reports with Verdi

When a DUT RCA reports is generated after analyzing simulation log, performing root cause analysis, comparing designs and tracing signals, RDA provides a Verdi G

| Name | owner | description |
|------------------------|-------|-------------|
| jukebox_coin_handler | | |
| 1 FT_1: coin_handler_1 | | |
| m1 | | |
| mt | | |
| 2 FT2: coin_handler_2 | | |
| m1 | | |
| mt | | |
| 3 jukebox_CD_handler | | |
| 3.1 FT_1: CD_handler_1 | | |
| m1 | | |
| mt | | |
| 3.2 FT2: CD_handler_2 | | |
| m1 | | |
| mt | | |
| 4 FT2: Feature_1 | | |
| m1 | | |
| mt | | |
| jukebox/random_test1 | | |

| Name | Attr value ... | Attr value ... | inherits | Attr value ... |
|-------------------------------------|----------------|----------------|----------|----------------|
| <input checked="" type="checkbox"/> | random_t... | - | - | my_first... |
| <input type="checkbox"/> | random_t... | - | - | my_first... |
| <input type="checkbox"/> | random_t... | - | - | my_first... |
| <input type="checkbox"/> | seed87 | - | - | my_first... |
| <input type="checkbox"/> | test1 | - | - | my_first... |
| <input type="checkbox"/> | test2 | - | - | my_first... |
| <input type="checkbox"/> | test3 | - | - | my_first... |
| <input type="checkbox"/> | test4 | - | - | my_first... |

Project Detail

| File name | Checksum | Create time | User | Plans linked | Project linkage | Ignored | Todo | Uncovered |
|---------------|------------------------|---------------------|--------|--------------|-----------------|---------|--------------|---------------|
| spec_v1.0.pdf | 086ba2960485f4a8bc9... | 2024-03-13 00:48:20 | ionutc | 2 | 6.35% (4/63) | 3 | 6.35% (4/63) | 87.3% (55/63) |

Project Details, Spec Summaries, Admin

Annotated Plan

Coverage Results



Results



All regression tests, plan, coverage results available in one place.

Exclusions, History, Restore, Search

| Name | Score | Line | FSM |
|--------------|---------|---------|-----|
| test_jukebox | 70.50% | 90.85% | 73 |
| cd1 | 100.00% | 100.00% | |
| fifo1 | 65.99% | 88.24% | |
| jb1 | 77.45% | 96.00% | 100 |
| st0 | 69.12% | 89.09% | 71 |
| coin1 | 67.51% | 88.89% | 72 |
| kp1 | 70.81% | 89.66% | 66 |
| st1 | 70.03% | 90.91% | |
| coin1 | 68.81% | 91.36% | 72 |
| kp1 | 70.81% | 89.66% | 66 |
| st2 | 71.62% | 90.91% | |
| coin1 | 70.66% | 91.36% | 77 |
| kp1 | 70.81% | 89.66% | 66 |
| st3 | 70.03% | 90.91% | 71 |
| coin1 | 68.81% | 91.36% | 72 |
| kp1 | 70.81% | 89.66% | 66 |
| st4 | 70.03% | 90.91% | 71 |

| Name | owner | Score |
|---------------------------|-------|-------|
| jukebox_top_plan | | 35 |
| 1jukebox_CD_handler | Rob | 35 |
| 1.1FT_1: CD_handler_1 | Rob | 39 |
| 1.2FT2: CD_handler_2 | Rob | 35 |
| 2jukebox_coin_handler | Will | 35 |
| 2.1FT_1: coin_handler_1 | Will | 35 |
| 2.2FT2: coin_handler_2 | Will | 35 |
| 2.3jukebox_CD_handler | Will | 35 |
| 2.3.1FT_1: CD_handler_1 | Will | 39 |
| 2.3.2FT2: CD_handler_2 | Will | 35 |
| 3.1FT_1: station_1 | John | 78 |
| 3.2FT2: coin_handler_2 | John | 35 |
| 3.3jukebox_coin_handler | John | 35 |
| 3.3.3jukebox_CD_handler | John | 35 |
| 3.3.3.1FT_1: CD_handler_1 | John | 39 |
| 3.3.3.2FT2: CD_handler_2 | John | 35 |
| 3.4jukebox_CD_handler | John | 35 |
| 3.4.1FT_1: CD_handler_1 | John | 39 |
| 3.4.2FT2: CD_handler_2 | John | 35 |

| Name | Status | Duration | Owner | Start Time | End Time |
|-------------|--------|----------|-------|---------------|---------------|
| random_t... | Pass | 67 | - | 1/19/2024,... | 1/19/2024,... |
| random_t... | Pass | 65 | - | 1/19/2024,... | 1/19/2024,... |
| random_t... | Pass | 66 | - | 1/19/2024,... | 1/19/2024,... |
| seed8 | Pass | 66 | - | 1/19/2024,... | 1/19/2024,... |
| seed90 | Pass | 65 | - | 1/19/2024,... | 1/19/2024,... |
| test1 | Pass | 64 | - | 1/19/2024,... | 1/19/2024,... |
| test2 | Pass | 64 | - | 1/19/2024,... | 1/19/2024,... |
| test3 | Pass | 62 | - | 1/19/2024,... | 1/19/2024,... |
| test4 | Pass | 61 | - | 1/19/2024,... | 1/19/2024,... |

| Name | Details | Annotation | Signature | Elfile |
|------|---------|------------|-----------|--------|
| | | | | |


Optimized Regression with VMS+VSO.ai

Day 0 regression



ITS
VMS Built-in Intelligent Test Selection

Day n+1 regression







Less Grid Resource

VMS+VSO.ai

- Optimize out tests/seeds
- Control seeds and runtime args
- Prioritize and extend rare tests

VMS+VSO.ai
Native Integration




Standalone aggregation or integrated inside Runner




Runner Coverage Merging

- Merges are tied to specific build and runs
- Final merged VDB and session report
- Session VDBs can be combined separately



Standalone Coverage Merging

- VDBs come from multiple builds and runs
- Continuous merge incoming VDBs
- Tree combines results at higher levels



VMS debug automation

Native support for debug automation and root cause analysis in regression




Value Proposition

- Native flow for Binning, Debug, Rerun and Root cause analysis flows
- Open API for custom Binning and Root cause algorithms (e.g. fsdb based, check-in based)
- Open API for DB and ML models
- Reference capture and inference
- Easy enablement in regression flows

Flow

- Define Debug engines and policies in easy and generic way in the config file.
- Categorize failing tests into clusters using Error patterns and ML.
- Infer representative tests per cluster for debug.
- Make reference snapshots of predefined passing tests.
 - Infer reference snapshot or re-generate it on the spot.
- Run Debug engines as natively embedded step in VMS flow.
- Debug engines results ready at end of the session in web browser UI or Verdi.





Native Integration of Intelligent Coverage Optimization (ICO)



Enabling constraints biasing on full regression

- Achieve higher, faster coverage
- Catch more bugs
- Leverage VMS managed infrastructure
- Use simple interface
- Merge server scalable technology
- Run parent session
- Provides consistent debug and retry
- Reports
- Grade results




Euclide

Verdi Integrated Design Environment (IDE)

Euclide IDE




- On-the-fly SVTB linter and design checks
- Content assistance
- Hover information
- Hyperlinks
- Design hierarchy tree
- UVM component hierarchy and more
- Task management



Advanced Rule Checking as You Type

- **High-performance, Highly incremental engine for interactive design and testbench checks**
 - Complete elaboration, design resolution and pseudo-synthesis even on incomplete code
- **Advanced linter with deeper checks**
 - Over 1000 rules for RTL and testbench
- **Real-time design checks for down-stream EDA tools**
 - Simulation performance, emulation compliance and synthesis

Under the hood



There is also VS Code




The screenshot shows the VS Code editor with a Verilog file named 'adder.v'. The code defines an adder module with inputs for the number of operands, operand width, and a reset signal. It uses a common FIFO for each operand and a round-robin arbiter to select the next operand to be added. The output is the sum of all operands.

```
adder.v
rti> adder > adder > {} op_dSata_oh_mux
6 output [NUMBER_OF_OPERANDS-1:0] operands_tull,
7 input [NUMBER_OF_OPERANDS-1:0] operands_req,
8 input [NUMBER_OF_OPERANDS-1:0][OPERAND_WIDTH-1:0] operands,
9 output logic [OPERAND_WIDTH-1:0] result
10 );
11
12 genvar i operand;
13 wire [NUMBER_OF_OPERANDS-1:0] fifos_empty;
14 wire [NUMBER_OF_OPERANDS-1:0][OPERAND_WIDTH-1:0] fifos_data;
15 wire [NUMBER_OF_OPERANDS-1:0] fifos_pop;
16 for (i operand = 0; i operand < NUMBER_OF_OPERANDS; i operand++) begin : operands_fifos
17     common_fifo #(DEPTH(2), WIDTH(OPERAND_WIDTH)) operand_fifo (
18         .reset_b (reset_b),
19         .clk (clk),
20         .full (operands_full[i operand]),
21         .push (operands_req[i operand]),
22         .write_data(operands[i operand]),
23         .empty (fifos_empty[i operand]),
24         .pop (fifos_pop[i operand]),
25         .read_data (fifos_data[i operand])
26     );
27 end
28
29 common_arb_roundrobin #(CLIENT_NUM(NUMBER_OF_OPERANDS)) operands_arb (
30     .reset_b,
31     .clk,
32     .req_vec(~fifos_empty),
33     .enable (1'b1),
34     .win (1'b1),
35     .win_vec(fifos_pop)
36 );
37
38 wire [OPERAND_WIDTH-1:0] new_operand;
39 common_oh_mux_for_area #(BUS_NUM(NUMBER_OF_OPERANDS), .BUS_WIDTH(OPERAND_WIDTH)) op_dSata_oh_mux (
40     .in_busses(fifos_data),
41     .out_bus (new_operand)
42 );
43
44 always @(posedge clk or negedge reset_b) begin
45     if (!reset_b) begin
46         result <= '0;
47     end
48     else begin
49         result <= result + new_operand;
50     end
end
```

The bottom panel shows a list of linting errors:


- adder.v rti/adder: In the instantiation of the module 'common_oh_mux_for_area', the non output port 'oh_select' is implicitly left unconnected, and there is no default value defined for it (in case of 'non output' ports). Euclide(PRE_ANALYSIS_PROBLEM) [Ln 39, Col 83]
- adder.v rti/adder: An ungated register can be inferred from the way the output variable 'result' is used inside the 'always' procedure. Euclide(INITIAL_SYNTHESIS_PROBLEM) [Ln 44, Col 1]
- cfifo_pkg.sv dv/cfifo_tb: Discouraged UVM method override. The class method 'pack' overrides a method with the same name in the extended class 'uvm_object', which is discouraged according to UVM. The recommended alternative for including additional fields in ... Euclide(PRE_ANALYSIS_PROBLEM) [Ln 19, Col 25]
- cfifo_pkg.sv dv/cfifo_tb: UVM macro incorrect usage. The enclosing class is parameterized, so the text macro 'uvm_component_utils' should not be used at this location. One of the 'uvm_component_param_utils' macros is expected to be used instead. Euclide(PARSING_PROBLEM) [Ln 44, Col 4]
- cfifo_scoreboard.sv dv/cfifo_tb/include: The variable 'scrambled_data' is never read. Euclide(POST_ANALYSIS_PROBLEM) [Ln 63, Col 15]
- cfifo_seq_lib.sv dv/cfifo_tb/include: Binary operation width mismatch. The width of the left operand (2) does not match the width of the right operand (1). The value of the right operand will be extended before performing the '!=' operation. Euclide(HIERARCHICAL_ANALYSIS_PROBLEM) [Ln 242, Col 42]
- cfifo_seq_lib.sv dv/cfifo_tb/include: The constraint expression results in a vector with width of '2' instead of having a boolean value. The value of this expression will be reduced to 1 bit by being compared with zero, before determining whether the condition is met. Euclide(HIERARCHICAL_ANALYSIS_PROBLEM) [Ln 242, Col 42]
- mem_responder.sv dv/cfifo_tb/include: The 'run_phase()' method and one or more of the sub-run-phases methods are used simultaneously by the UVM component 'cfifo_mem_responder'. Such coding style is discouraged according to current project methodology. Euclide(NON_HIERARCHICAL_ANALYSIS_PROBLEM) [Ln 28, Col 7]
- mem_responder.sv dv/cfifo_tb/include: Comparison operation width mismatch. The width of the left operand (4) does not match the width of the right operand (32). The result of the comparison operation is pre-known from the value of the wider operand and is always 't... Euclide(HIERARCHICAL_ANALYSIS_PROBLEM) [Ln 33, Col 30]
- mem_responder.sv dv/cfifo_tb/include: Comparison 2-state/4-state mismatch. A constant with 4-state value is compared with a 2-state data type using the operator '!='. Therefore, the result of the comparison operation is pre-known and is always 'true'. Euclide(HIERARCHICAL_ANALYSIS_PROBLEM) [Ln 33, Col 63]
- rd_agent.sv dv/cfifo_tb/include: Assignment width mismatch. The width of the source side of the assignment (2) is greater than the width of the receiving side (1). The value is truncated. Euclide(HIERARCHICAL_ANALYSIS_PROBLEM) [Ln 26, Col 29]

A look ahead: AI features



- Euclide GenAI client features:
 - AI code generation
 - Code explainer and documentation generator
 - Usage statistics collection
 - Compiled project context

- Euclide GenAI backend/model features:
 - On-prem LLM specialized in the domain of RTL design and verification
 - Clients to easily fine-tune Synopsys model using their data for training
 - Evaluation framework to benchmark different models



Summary

Summary



- **Next-Gen Verdi** lets you avoid manual regression debug is tedious
 - Automate it with AI and advanced RCA technologies to debug any failing simulations
- Use **VC Execution Manager (VMS)** as a Unified Cockpit to create verification plans, manage simulation, gather coverage data and analyze data, optimize regression TAT and achieve faster coverage closure
 - Available with Verdi (2023.12)
- Create correct code by construction by using **Euclide**
 - Available with Verdi (2023.12)

THANK YOU

Our
Technology,
Your
Innovation™