

# 3DIC Exploration, Implementation and System Analysis

For Multi-Die Design

Amin Shehata, Principal Engineer  
Synopsys

# CONFIDENTIAL INFORMATION



The information contained in this presentation is the confidential and proprietary information of Synopsys. You are not permitted to disseminate or use any of the information provided to you in this presentation outside of Synopsys without prior written authorization.

## IMPORTANT NOTICE


In the event information in this presentation reflects Synopsys' future plans, such plans are as of the date of this presentation and are subject to change. Synopsys is not obligated to update this presentation or develop the products with the features and functionality discussed in this presentation. Additionally, Synopsys' services and products may only be offered and purchased pursuant to an authorized quote and purchase order or a mutually agreed upon written contract with Synopsys.

# Agenda



- Industry Drivers and Challenges for 3DIC
- Synopsys Multi-Die Solution Overview
- AI Driven 3DIC Design: 3DSO.ai
- 3DIC Compiler: Technology Highlights
  - 3D Prototyping Flow and Thermal Analysis Solution
  - Scalable Solution For Multi-Die Bumps, HBs, TSVs and Fanout RDL Package
  - Multi-Die In-Design and Signoff Analysis
  - 3D Verification / DRC Checks
- Summary

# The Drive to Multi-Die Designs



## Motivation for Multi-Die


- Accelerated scaling of system functionality at a cost-effective price (>2X reticle limits)
- Reduced risk & time-to-market by re-using proven designs/die
- Lower system power while increasing throughput (up to 30%)
- Rapid creation of new product variants for flexible portfolio management

# Transition to Multi-Die Design Triggers Profound Changes




## ADVANCED NODE DESIGNS

FinFET



GAA




- Achieving design closure is more difficult
- Voltage drop effects worsen
- Electrothermal power integrity critical

Challenges  
Intensify with  
Multi-Die



## MULTI-DIE DESIGNS





- Complex new failure modes
- Multi-chip power and thermal integrity
- Full-system capacity
- Electro-Thermo-Mechanical reliability
- Electromagnetics

# 3DIC Design


Requires Extensive Multi-die / Packaging Support

SYNOPSYS®




2.5D: 30-50  
Chiplets on  
Base Die

Bridge / Local  
Silicon  
Interconnects



3D  
Stacking

Combinations  
+ RDL Dies  
for Fan Out




# Trends and Increasing Complexity...



Silicon Disruption!

## Traditional (2D/2.1D)



Densities:


Wire-bond  
10 IO/mm<sup>2</sup>  
Power: >10pJ/bit

Bumps (Flip-chip)  
100 IO/mm<sup>2</sup>  
Power: >1.5pJ/bit

Challenges:

Integration of 1-2 dies in a laminate package (low density)

## Today (2.5D/3D)




μBumps  
1,000 IO/mm<sup>2</sup>  
Power: >0.5pJ/bit

TSV/nTSV  
10,000 IO/mm<sup>2</sup>  
Power: >0.1pJ/bit

100x density

## Emerging (3D System-Of-Chips )



Hybrid Arch  
μBumps+TSV+W2W bonding

Hybrid Bonding  
10,000-1M IO/mm<sup>2</sup>  
Power: <0.05pJ/bit

1000x density


Heterogeneous integration, increased complexity, order of magnitude higher density/connectivity scaling and data rates

# 3D Heterogeneous Integration Space...



Exacerbating optimization challenge!


## System Definition and Selection




Decomposition, topology, boundary

conditions, feasibility

## Multi-die Design Knobs (ex)



## Architecture and Early Estimation



Constraints, topology budgets,

connectivity and protocol/IP plans

- Huge design space of exploration – multi-dimensional, multi-scale, multi-material, and multi-physics
- Dependency on expert engineers – limited by availability
- Limited reachable solution space – sub-optimal QoR
- Longer time-to-target and convergence

# Synopsys Multi-Die Solution Overview




3D System  
Exploration  
and Design

Design  
Implementation


Signoff and  
System Analysis

# Customers' Feedback/Requirements Shaping Our Solution



# Synopsys Comprehensive Multi-Die Solution

## Seamless 2D to 3D Design Continuum



**Unified Heterogenous Design and Integration platform**

**Open** integrating industry standard solutions for multi-physics, RF/MM analysis, and package design

**Premier** foundry coverage (TSMC, IFS, Samsung)

**Trusted, Golden** Analysis - STA, Power, Thermal, EM/IR, SI/PI, Mechanical Warpage and Stress

# 3DIC Compiler

## System-Level Exploration-to-Signoff Solution

SYNOPSYS®



### PLAN & DESIGN

3D Floorplanning and prototyping

What-if analysis

Power, Thermal Mngt Planning

DBI & Bump die/chip Interface Planning

### IMPLEMENT & OPTIMIZE

PC, Decap

Interconnectivity

Silicon & Si Interposer TSV, microbumps

D2D Automation HBM, UCLe

RDL & RDL interposer CU pillars/teardrops

SIPh & Photonic Interposer Curvilinear

### ANALYZE & SIGNOFF

RC, LRC Extraction

3D STA, SMC

3D System Integrity

Thermal and Mechanical Integrity

Signal Integrity


Power Integrity






# 3Dblox: Accelerating the 3DHI Journey

An evolving vision for more efficient exploration and building of multi-die-system solutions

Available in Synopsys 3DIC Compiler today!



Items	Synopsys
Design Template	V
Assertions	V
Interposer Hierarchy Auto Creation	V
PDN Analysis	(Ansys)
Thermal Analysis	(Ansys)
Physical Verification	V
Interoperability	V



# 3Dblox: Compliance and Benefits




- Synopsys has been collaborating on 3Dblox from its beginning in 2022.
- Deep collaboration with Foundry and mutual lead customers.
- All Synopsys tools are fully compliant.
- Customers can benefit from
  - Single stack definition
  - Design data exchange between different EDA tools
  - Additional design flows enabled from 3Dblox

# 3Dblox Supports 3DIC Design Hierarchy




Extending Single Die design concepts to 3DIC



3DIC Compiler allows design **hierarchy of chiplets**, along with the usual expectations of **multiple instantiations, rotation, & mirroring**.

Chiplet mirroring:  
designed once but  
each mirror is a  
distinct GDS.



# AI Driven 3DIC Design: 3DSO.ai



3D System  
Exploration  
and Design

Design  
Implementation

Signoff and  
System Analysis


# 3DIC FP: Efficiently Traverse Solution Space




Early specifications-driven, cost-effective selection of optimal configurations

## Across Technologies and Processes

Extensive Methodology Support



## 3D Stacked Die




Maximum Solution Freedom


## Iterate Fast and Effectively

Intuitive 2D/3D Visualization


### Interactive Die Placement



### Auto Bump Mirroring



### Interactive Bump Creation




Increased Innovation Potential


## Convergently Refine

Golden-Analysis-Driven Optimization


### TSV/Power-Driven FP Optimization



### Thermal-Driven Refinement



### C4 and TSV Selection for Modification




Proven Path to Success

# Multi-Die Design Journey...




Architect, create, implement, signoff and manufacture



# Introducing 3DSO.ai




Industry's first autonomous exploration and optimization of 2.5D/3DHI design space



# Extending the Synopsys.ai Leadership



Key enabler for advanced multi-die package design




# 3DSO.ai Automates Expertise-Intensive Design Tasks



Three current areas of focus:


1

Signal Integrity  
Optimized Routing




2

Thermal Integrity  
Optimized Floorplan



3


Power Distribution  
Network Design








# Floorplan Efficacy Key Careabout for Architects/Designers

Power/thermal integrity optimization process could be very time-consuming

## Configurations



## Thermal Evaluation





Evaluate physical architectures vs. KPIs (e.g., thermal)

2



# Case Study: Fast AI-driven Thermal Integrity Optimization

Accelerated convergence to superior results in ~200 exploration runs




# Example: Exploring Floorplan Options

Varying floorplan parameters to identify optimality




## Floorplan Types


Type 1



Type 0





Type 2





# Exploring Thermal-Mitigation Options

TIM k-value, heat-spreader size, passive vs. forced cooling, ...





## Floorplan Types




# Exploring Thermal-Mitigation Options

TIM k-value, heat-spreader size, passive vs. forced cooling, ...



## Floorplan Types



# 3D Prototyping Flow and Thermal Analysis Solution



3D System  
Exploration  
and Design


Design  
Implementation

Signoff and  
System Analysis



# 3D Prototyping Flow



- 3D Design Creation Steps (1-3)
  - Base and top die referenced to pre-existing Fusion Compiler NDMs
  - Create Interposer Die
  - Build 3D Top Design with appropriate die Stacking and placement



# 3D Design Planning | 2D / 3D Views





chip_name	stack_z	location	orientation	scaling_factor
TopDie0	1	(779.4540 5644.0040)	MY	1
TopDie1	1	(779.4540 3197.0700)	MY	1
TopDie2	1	(779.4540 750.1360)	MY	1
BaseDie	0	(50.0000 50.0000)	MY	1


# 3D Design | Bump Planning Overview

## Bump Arrangements

- Front side bumps in Top/Base die
- Bumps mirrored from Base Die to Top dies



Sample of PG and Signal Bumps with different styles



Backside Bumps shown as square shapes  
Pitch of 120, 120

# In-Design IR / Thermal Analysis

- Run Thermal Analysis within 3DIC shell
- Optionally read Power targets from CSV table




Die	Block	#Inst	Width (mm)	Height (mm)	Area (mm <sup>2</sup> )	Mem/Phy Area %	Idle Power (W)	Peak Power (W)	Block Peak Power	Block Peak Current
Top Die 1	BLK_B	2	2	4	8	13.5	0.13	2.60	4.9	5.764705882
Top Die 1	BLK_A	1	1	4	4	72	0.08	1.60	1.4	1.647058824
Bottom Die 2	BLK_C	2	2	4	8	72	0.08	1.60	2.9	3.411764706
Bottom Die 2	BLK_D	1	1	4	4	0	0.08	1.50	1.6	1.882352941

Generated Power Map




# 3D Stacked Die Thermal Analysis



Layout view

3DIC view



Side View

## Inputs:


1. TOP.ndm design file
2. Die, C4 bumps, bonding pads thickness's
3. Template Package and PCB design layouts
4. Die power-maps
5. Analysis type: User-defined
6. Airflow: HTC: 200 W/m<sup>2</sup>K
7. Ambient Temperature: 25 C

## Outputs:





1. Nodal temperatures showing the die hotspot locations

# 3DIC Compiler Thermal Analysis

SYNOPSYS®



# Thermal 3D Stack and Interconnect Exploration



- Explore how heat transfers through the stack, find the hot spots
- Review full stack or turn on/off individual components
- Customize Min and Max Temperatures on the scale
- Inspect details of Thermal fine/coarse meshing

# Scalable Solution For Multi-Die Bumps, HBs, TSVs and Fanout RDL Package



3D System  
Exploration  
and Design

Design  
Implementation

Signoff and  
System Analysis

# Bump / Hybrid Bump Planning Challenges



- Start without bump collateral from Foundry
- Handle wide-ranging bump pitch

	Bump Pitch	Relative Density
Hybrid Bond	10u	<b>900X</b>
ubump	40u	<b>56X</b>
C4	140u	4.6X
BGA	300u	1X

- Scale up to 50M bumps (100M+ soon)
- Support legacy bump planning flows involving MS Excel and csv
- Create correct-by-construction bump locations using mirroring

- Auto netlist derivation for interposer
- Automatic bump assignment
- Handle heterogenous optical shrink (different for different Dies) during all operations
- Diff between n and n + 1 bumps and allow accept/reject selective changes

# Effectively Managing Inter-Die/Package Connectivity





## Bump Mirroring and Assignment

Full and selective mirroring of bumps

Assignment of bumps to port/nets

### Mirroring




UCIe Bump Mirroring

# Bump Planning

## Import/Export From/to Excel and ECO

### Pseudo bump creation in 3DIC




### Output Bump CSV/Table

Pseudo_bump_name	is_hole	Net	X	Y	Offset_X	Offset_Y
BRPB0_0_0	TRUE	VDDC	112.797	142.68	0	0
BRPB0_1_0	TRUE	VSSC	242.797	142.68	0	0
BRPB0_2_0	TRUE	VDDC	372.797	142.68	0	0
BRPB0_3_0	TRUE	VSSC	502.797	142.68	0	0
BRPB0_4_0	TRUE	VDDC	632.797	142.68	0	0
BRPB0_5_0	TRUE	VSSC	762.797	142.68	0	0
BRPB0_6_0	TRUE	VDDC	892.797	142.68	0	0
BRPB0_7_0	TRUE	VSSC	1022.797	142.68	0	0
BRPB0_8_0	TRUE	VDDC	1152.797	142.68	0	0
BRPB0_9_0	TRUE	VSSC	1282.797	142.68	0	0
BRPB0_10_0	TRUE	VDDC	1412.797	142.68	0	0
BRPB0_11_0	TRUE	VSSC	1542.797	142.68	0	0
BRPB0_12_0	TRUE	VDDC	1672.797	142.68	0	0
BRPB0_13_0	TRUE	VSSC	1802.797	142.68	0	0
BRPB0_14_0	TRUE	VDDC	1932.797	142.68	0	0
BRPB0_15_0	TRUE	VSSC	2062.797	142.68	0	0
BRPB0_16_0	TRUE	VDDC	2192.797	142.68	0	0
BRPB0_17_0	TRUE	VSSC	2322.797	142.68	0	0
BRPB0_18_0	TRUE	VDDC	2452.797	142.68	0	0
BRPB0_19_0	TRUE	VSSC	2582.797	142.68	0	0
BRPB0_20_0	TRUE	VDDC	2712.797	142.68	0	0
BRPB0_21_0	TRUE	VSSC	2842.797	142.68	0	0
BRPB0_22_0	TRUE	VDDC	2972.797	142.68	0	0
BRPB0_23_0	TRUE	VSSC	3102.797	142.68	0	0
BRPB0_24_0	TRUE	VDDC	3232.797	142.68	0	0
BRPB0_25_0	TRUE	VSSC	3362.797	142.68	0	0
BRPB0_26_0	TRUE	VDDC	3492.797	142.68	0	0
BRPB0_27_0	TRUE	VSSC	3622.797	142.68	0	0
BRPB0_28_0	TRUE	VDDC	3752.797	142.68	0	0
BRPB0_29_0	TRUE	VSSC	3882.797	142.68	0	0
BRPB0_30_0	TRUE	VDDC	4012.797	142.68	0	0
BRPB0_31_0	TRUE	VSSC	4142.797	142.68	0	0
BRPB0_32_0	TRUE	VDDC	4272.797	142.68	0	0
BRPB0_33_0	FALSE	VSSA	4402.797	142.68	0	0
BRPB0_0_1	TRUE	VDDC	112.797	272.68	0	0
BRPB0_1_1	FALSE	VSSC	256.9095	218.047	14.1125	-54.633
BRPB0_2_1	FALSE	VSSA	406.8495	218.047	34.0525	-54.633
BRPB0_3_1	FALSE	VSSA	556.7895	218.047	53.9925	-54.633
BRPB0_4_1	TRUE	VDDC	632.797	272.68	0	0
BRPB0_5_1	FALSE	VSSC	706.7295	218.047	-56.0675	-54.633
BRPB0_6_1	FALSE	VDDC	856.6695	218.047	-36.1275	-54.633
BRPB0_7_1	FALSE	VSSA	1006.61	218.047	-16.1875	-54.633
BRPB0_8_1	FALSE	VSSA	1156.55	218.047	3.7525	-54.633
BRPB0_9_1	FALSE	VSSA	1306.49	218.047	23.6925	-54.633
BRPB0_10_1	TRUE	VDDC	1412.797	272.68	0	0

A screenshot of Microsoft Excel showing a large spreadsheet titled "pseudo\_bump\_dump2.xlsx". The cells contain various small icons representing bump types, such as red, blue, and green circles, and other symbols like question marks and exclamation points. The columns are labeled A through AH, and the rows are numbered 1 through 28. The formula bar at the top shows "AJ13". The ribbon menu includes File, Home, Insert, Draw, Page Layout, Formulas, Data, Review, View, Developer, and Help.

### Graphical Excel Spreadsheet



# Design And Bump Checking



The screenshot shows the 3DIC Compiler interface with several windows open:

- Schematic View:** Shows a grid of components and connections. A red arrow points from a purple callout labeled "Highlighted Errors" to a specific connection point on the grid.
- Error Browser:** A central window titled "Error Browser" displays the "DRC" tab. It shows a hierarchical tree under "ErrorSet" for "top.ndm:top design" and "check3dDesign.err". The "logical\_physical\_consistency" category has 68 entries, and "physical\_contact" has 188 entries. Below the tree is a detailed table of errors with columns for Status, Color, Type, Layer, Net Type, Z Level, Magnitude, Error File Name, Information, and Summary. A second red arrow points from a purple callout labeled "Design and Bump DRC Errors" to this table.
- Console:** A small window at the bottom left shows the command "Draw Snapshot data on layout".
- Task List:** A sidebar on the right lists tasks such as "Check 3D Design Rules".

**Highlighted Errors**

**Design and Bump DRC Errors**


# Unique Automated Solution for Fanout RDL

synopsys®




Industry's Fastest Multi-Layer DRC-Aware Wafer Level Packaging Solution


## Automated/Interactive Routing




## D2D Routing




## Fanout Shapes




## Plane Realization



## Substrate Degassing



## RDL DRC & LVS



# Multi-Die In-Design and Signoff Analysis

Aided by correct by construction data  
from 3DIC Compiler



3D System  
Exploration  
and Design

Design  
Implementation


Signoff and  
System Analysis

# Full-Spectrum Signoff Analysis




In-Design Multi-Die analysis delivers productivity coupled with full signoff accuracy

## Extraction




3D Stack/BS, PG and interposer extraction

## Static Timing Analysis




Simultaneous Multi-Corner Analysis

## Hypergrid Distributed Analysis




Run 3D STA on billions of instances in hours

## DRC/LVS




## ESD



Topology, CD/P2P Perc, HBM/CDM analysis

## ECO




Ultrafast, DRC & Fill ECO within minutes

# Multiphysics Analysis together with Ansys



In-Design Multi-Die/Package analysis and modeling


## Power Integrity



Physics  
Coupling

*Power Delivery Network  
vs. Performance*


## Signal Integrity



Physics  
Coupling


*Routing Interconnect  
vs. High-Speed Performance*

## Thermal Integrity




*Power/Heat Dissipation  
vs. Reliability*


## EM Coupling & Interference



## Mechanical Stress & Warpage




## System Thermal



# 3DIC Compiler System Analysis




Industry Keystone Analysis Engines From Within The Design Process




Integrated System Analysis



3DIC EMIR  
Ansys Redhawk SC




3DIC Thermal  
Ansys Redhawk SC-ET



High Frequency EMag Extraction  
Ansys HFSS

# 3D Verification / DRC Checks

In-Design Multi-Die Checking




3D System  
Exploration  
and Design

Design  
Implementation

Signoff and  
System Analysis

# 3DIC Compiler Multi-Die DRC/LVS Verification Flow: Synopsys IC Validator



synopsys®





# Native 3D Stack Verification

## Correct-by-construction Heterogeneous Integration


- **Physical DRC for die-die interface and PG**
  - Die/pin/bump overlaps, missing / extra bumps, die alignment,..
  - Bad bump patterns, PG wires,..
  - Placement, spacing, enclosure,..
  - Account for scaling and orientation
- **Logical and physical connectivity LVS**
  - Logical connected/physical disconnected
  - Design open/shorts, text labels mismatches,..
  - PG open/shorts, PG wires,..
  - Support the entire die-die-interposer-package stack,..
- **Over 60 heterogeneous design integration and assembly rules**
  - Extends 2D to 3D with 3DIC Compiler Multi-Die Exchange Format




# 3D Rule Check Examples




Logical connection, physical disconnect




Check Feedthrough Net




Shorted Net



Incomplete Net




Contacting Bump shifted



# Synopsys Multi-Die Solution

A comprehensive solution for heterogeneous integration



## STCO and Design

Co-optimize system thermal, power, and performance with early exploration and partitioning

## Software Dev. & Validation

Rapid software development and validation with high-capacity emulation & prototyping

## Design Implementation

Efficient die/package co-design with unified exploration-to-signoff platform and robust IP

## Manufacturing and Lifecycle Health

Optimized yield, improved health, security and reliability with holistic test and lifecycle management solutions

# Summary



Multi-Die Systems Design triggers profound changes which require:

- Automation of power, thermal, stress integrity analysis versus iterative methods
- Automation of signal integrity analysis closure versus manual methods
- A solution that can expand to the full system using AI technology

Synopsys Solutions for solving Multi-Die Challenges

- AI Driven 3DIC Design: 3DSO.ai
- 3D Prototyping Flow and Thermal Analysis Solution
- Scalable Solution For Multi-Die Bumps, HBs, TSVs and Fanout RDL Package
- Multi-Die In-Design and Signoff Analysis
- 3D Verification / DRC Checks

Unified Platform for Analysis-Driven Design and Optimization:

- Synopsys solution for Multi-Die Designs provides seamless 2D to 3D design continuum
- A comprehensive heterogeneous integration solution for System Planning, Automation, Optimization



# THANK YOU

Our  
Technology,  
Your  
Innovation™