

# 3DIC Exploration, Implementation and System Analysis

For Multi-Die Design

Amin Shehata, Principal Engineer  
Synopsys

# CONFIDENTIAL INFORMATION



The information contained in this presentation is the confidential and proprietary information of Synopsys. You are not permitted to disseminate or use any of the information provided to you in this presentation outside of Synopsys without prior written authorization.


## IMPORTANT NOTICE

In the event information in this presentation reflects Synopsys' future plans, such plans are as of the date of this presentation and are subject to change. Synopsys is not obligated to update this presentation or develop the products with the features and functionality discussed in this presentation. Additionally, Synopsys' services and products may only be offered and purchased pursuant to an authorized quote and purchase order or a mutually agreed upon written contract with Synopsys.

# Agenda

- Industry Drivers and Challenges for 3DIC
- Synopsys Multi-Die Solution Overview
- AI Driven 3DIC Design: 3DSO.ai
- 3DIC Compiler: Technology Highlights
  - 3D Prototyping Flow and Thermal Analysis Solution
  - Scalable Solution For Multi-Die Bumps, HBs, TSVs and Fanout RDL Package
  - Multi-Die In-Design and Signoff Analysis
  - 3D Verification / DRC Checks
- Summary

# The Drive to Multi-Die Designs



## Motivation for Multi-Die



Accelerated scaling of system functionality at a cost-effective price (>2X reticle limits)



Reduced risk & time-to-market by re-using proven designs/die



Lower system power while increasing throughput (up to 30%)




Rapid creation of new product variants for flexible portfolio management


# Transition to Multi-Die Design Triggers Profound Changes

## ADVANCED NODE DESIGNS

FinFET



GAA




- Achieving design closure is more difficult
- Voltage drop effects worsen
- Electrothermal power integrity critical

Challenges Intensify with Multi-Die





## MULTI-DIE DESIGNS



- Complex new failure modes
- Multi-chip power and thermal integrity
- Full-system capacity
- Electro-Thermo-Mechanical reliability
- Electromagnetics



# 3DIC Design

Requires Extensive Multi-die / Packaging Support




2.5D: 30-50 Chiplets on Base Die

Bridge / Local Silicon Interconnects



3D Stacking


Combinations + RDL Dies for Fan Out



# Trends and Increasing Complexity...

## Silicon Disruption!

### Traditional (2D/2.1D)




Densities:

Wire-bond 10 IO/mm <sup>2</sup> Power: >10pJ/bit	Bumps (Flip-chip) 100 IO/mm <sup>2</sup> Power: >1.5pJ/bit
--	--

Challenges:

Integration of 1-2 dies in a laminate package (low density)

### Today (2.5D/3D)




100x density

µBumps 1,000 IO/mm <sup>2</sup> Power: >0.5pJ/bit	TSV/nTSV 10,000 IO/mm <sup>2</sup> Power: >0.1pJ/bit
---	--

Managing high density connectivity/data rate between chip/chip, chip/pkg

### Emerging (3D System-Of-Chips)



1000x density

Hybrid Arch µBumps+TSV+W2W bonding	Hybrid Bonding 10,000-1M IO/mm <sup>2</sup> Power: <0.05pJ/bit
---------------------------------------	--




**Heterogeneous integration**, increased complexity, order of magnitude higher density/connectivity scaling and data rates



# 3D Heterogeneous Integration Space...

Exacerbating optimization challenge!

Application Workload



Optimal Architecture

- Huge design space of exploration – multi-dimensional, multi-scale, multi-material, and multi-physics
- Dependency on expert engineers – limited by availability
- Limited reachable solution space – sub-optimal QoR
- Longer time-to-target and convergence



# Synopsys Multi-Die Solution Overview

3D System  
Exploration  
and Design


Design  
Implementation

Signoff and  
System Analysis

# Customers' Feedback/Requirements Shaping Our Solution



## "Chip-Up" Disruption



PLANNING/VERIFY

Automotive, Mobile  
**Architectural Design Innovation**  
 Enable architectural innovation, and meet PPACT

HPC  
**Native Integration Verify Productivity**  
 Data: Multi-Die, HPC, ... / constraints for design/verification

HPC  
**Scale Innovation Bump Pitch, 3D P&R**  
 Need ability to handle very high bump pitch (10s to 100+)

Image Sensor  
**Heterogeneous Integration**  
 Explore floorplanning and implementation of millions of bumps / 0.9s bond connections (also for 6G, Photonics...)

Networking  
**UCIe/HBMx IP Optimized Solution**  
 Productive D2D interface IP and auto-routing

HPC  
**Native System Analysis (Power/Thermal...)**  
 Integration with our golden EMIR,...), fast ECO

Foundry, Hyperscaler  
**System Lifecycle Health**  
 Ensure multi-die quality, yield and system robustness

Mobile Infrastructure  
**Package Innovation**  
 IC-style tooling for pkg, so teams can adopt multi-die faster and with familiar software

CLOSURE/RELIABILITY

COMPLEXITY

AUTOMATION

# Synopsys Comprehensive Multi-Die Solution



Seamless 2D to 3D Design Continuum



**Unified** Heterogenous Design and Integration platform

**Open** integrating industry standard solutions for multi-physics, RF/MM analysis, and package design


**Premier** foundry coverage (TSMC, IFS, Samsung)

**Trusted, Golden** Analysis - STA, Power, Thermal, EM/IR, SI/PI, Mechanical Warpage and Stress


# 3DIC Compiler

## System-Level Exploration-to-Signoff Solution


### PLAN & DESIGN




3D Floorplanning and prototyping



What-if analysis




Power, Thermal Mngt Planning




DBI & Bump die/chip Interface Planning


### IMPLEMENT & OPTIMIZE




PG, Decap




Interconnectivity




Silicon & Si Interposer TSV, microbumps



D2DAutomation HBM, UCIe




RDL & RDL interposer CU pillars/teardrops




SIPh & Photonic Interposer Curvilinear


### ANALYZE & SIGNOFF




RC, LRC Extraction




3D STA, SMC



3D System Integrity Thermal and Mechanical Integrity



Signal Integrity




Power Integrity



# 3Dblox: Accelerating the 3DHI Journey

An evolving vision for more efficient exploration and building of multi-die-system solutions

Available in Synopsys 3DIC Compiler today!



**3Dblox** v1.0 | Data Formats & Fundamentals

Items	Synopsys
Design Template	✓
Assertions	✓
Interposer Hierarchy Auto Creation	✓
PDN Analysis	(Ansys)
Thermal Analysis	(Ansys)
Physical Verification	✓
Interoperability	✓

**3Dblox** v1.5 | Global Bump Optimization


**Auto Bump Synthesis with 3D Routability Model**

- Big challenge to assign millions of heterogeneous bumps across multiple layers of chiplets and interposers
- TSMC proposes industry's first routability model to drive auto bump assignments

**Auto Bump Synthesis with Floorplan Tiles**

- Repeated floorplan tiles require same bump arrangements for uniform PG connections
- TSMC proposes industry's first tile-based hierarchical bump synthesis

**3Dblox** v2.0 | Early Feasibility & Prototyping




# 3Dblox: Compliance and Benefits




- Synopsys has been collaborating on 3Dblox from its beginning in 2022.
- Deep collaboration with Foundry and mutual lead customers.
- All Synopsys tools are fully compliant.
- Customers can benefit from
  - Single stack definition
  - Design data exchange between different EDA tools
  - Additional design flows enabled from 3Dblox

# 3Dblox Supports 3DIC Design Hierarchy

Extending Single Die design concepts to 3DIC



Chiplet mirroring:  
designed once but  
each mirror is a  
distinct GDS.



3DIC Compiler allows design **hierarchy of chiplets**, along with the usual expectations of **multiple instantiations, rotation, & mirroring.**



# AI Driven 3DIC Design: 3DSO.ai

3D System  
Exploration  
and Design

Design  
Implementation



Signoff and  
System Analysis

# 3DIC FP: Efficiently Traverse Solution Space

Early specifications-driven, cost-effective selection of optimal configurations



## Across Technologies and Processes

Extensive Methodology Support



## Iterate Fast and Effectively



Intuitive 2D/3D Visualization



Interactive Bump Creation

## Convergetly Refine

Golden-Analysis-Driven Optimization



Maximum Solution Freedom


Increased Innovation Potential

Proven Path to Success

# Multi-Die Design Journey...

Architect, create, implement, signoff and manufacture

Realizing optimized design an increasing challenge




# Introducing 3DSO.ai

Industry's first autonomous exploration and optimization of 2.5D/3DHI design space



## 3DSO.ai



**Integrated AI optimization** of multi-die designs for signal, thermal and power integrity **in single design platform – 3DIC Compiler**


**Fast native analysis** for unparalleled system performance and compute efficiency, while maximizing quality-of-results (QoR)

**Unprecedented scalability** to optimize across massive 3D design space of hundreds of billions of transistors and trillions of design permutations

# Extending the Synopsys.ai Leadership



Key enabler for advanced multi-die package design




# 3DSO.ai Automates Expertise-Intensive Design Tasks

Three current areas of focus:


1

Signal Integrity  
Optimized Routing




2

Thermal Integrity  
Optimized Floorplan



3

Power Distribution  
Network Design






# 2

## Floorplan Efficacy Key Careabout for Architects/Designers


Power/thermal integrity optimization process could be very time-consuming

### Configurations



Evaluate physical architectures vs. KPIs (e.g., thermal)

### Thermal Evaluation






2


# Case Study: Fast AI-driven Thermal Integrity Optimization

Accelerated convergence to superior results in ~200 exploration runs

3DSO.ai Driven Floorplan





Max Temp =  
**126.2 °C (baseline)**




# Example: Exploring Floorplan Options

Varying floorplan parameters to identify optimality





## Floorplan Types




# Exploring Thermal-Mitigation Options

TIM k-value, heat-spreader size, passive vs. forced cooling, ...





## Floorplan Types




# Exploring Thermal-Mitigation Options

TIM k-value, heat-spreader size, passive vs. forced cooling, ...



## Floorplan Types



# 3D Prototyping Flow and Thermal Analysis Solution


3D System  
Exploration  
and Design

Design  
Implementation

Signoff and  
System Analysis

# 3D Prototyping Flow



- 3D Design Creation Steps (1-3)
  - Base and top die referenced to pre-existing Fusion Compiler NDMs
  - Create Interposer Die
  - Build 3D Top Design with appropriate die Stacking and placement



- 3D Bump/PG mesh Creation (4-5)
  - Create pseudo bumps
  - Create PG grids aligning pseudo bumps

- 3D InDesign IR/Thermal Analysis (6-7)
  - Provide input current, voltage and power info
  - Invoke Ansys Redhawk IR and Thermal analysis

# 3D Design Planning | 2D / 3D Views




chip_name	stack_z	location	orientation	scaling_factor
TopDie0	1	(779.4540 5644.0040)	MY	1
TopDie1	1	(779.4540 3197.0700)	MY	1
TopDie2	1	(779.4540 750.1360)	MY	1
BaseDie	0	(50.0000 50.0000)	MY	1




# 3D Design | Bump Planning Overview

## Bump Arrangements


- Front side bumps in Top/Base die
- Bumps mirrored from Base Die to Top dies



Sample of PG and Signal Bumps with different styles



VDD/VSS frontside bumps  
Pitch 100,50





Backside Bumps shown as square shapes  
Pitch of 120, 120

# In-Design IR / Thermal Analysis




- Run Thermal Analysis within 3DIC shell
- Optionally read Power targets from CSV table




Die	Block	#Inst	Width (mm)	Height (mm)	Area (mm^2)	Mem/Phy Area %	Idle Power (W)	Peak Power (W)	Block Peak Power	Block Peak Current
Top Die 1	BLK_B	2	2	4	8	13.5	0.13	2.60	4.9	5.764705882
Top Die 1	BLK_A	1	1	4	4	72	0.08	1.60	1.4	1.647058824
Bottom Die 2	BLK_C	2	2	4	8	72	0.08	1.60	2.9	3.411764706
Bottom Die 2	BLK_D	1	1	4	4	0	0.08	1.50	1.6	1.882352941

Generated Power Map



# 3D Stacked Die Thermal Analysis




## Inputs:

1. TOP.ndm design file
2. Die, C4 bumps, bonding pads thickness's
3. Template Package and PCB design layouts
4. Die power-maps
5. Analysis type: User-defined
6. Airflow: HTC: 200 W/m<sup>2</sup>K
7. Ambient Temperature: 25 C

## Outputs:

1. Nodal temperatures showing the die hotspot locations





# 3DIC Compiler Thermal Analysis



The screenshot displays the 3DIC Compiler interface with the following components:

- Input 3D Model:** A 3D perspective view of a chip stackup on a green substrate.
- Output 3D Mesh:** A 3D perspective view of the same chip stackup with a blue mesh overlay and a temperature color scale ranging from 25.30 to 52.22.
- Thermal Analysis:** A large blue arrow pointing from the 3D models to the 2D views.
- Input Power Hotspots in 2D:** A 2D top-down view of the chip layout showing power hotspots in red and orange.
- Output Thermal Hotspots in 2D:** A 2D top-down view of the chip layout showing thermal hotspots in blue and green.
- Map Mode Panel:** A panel on the right showing a list of components for thermal analysis, including memory dies (mem\_die\_inst/M1-M9) and interposers (si\_interposer\_inst/AP, Dev, DIFFCONT, M1-MB, RV, VIA1-VIA3).
- Temperature Legend:** A vertical color scale on the right of the 3D mesh, with values: 52.22, 49.52, 46.82, 44.12, 41.42, 38.72, 36.02, 33.32, 30.62, 27.92, 25.30.

# Thermal 3D Stack and Interconnect Exploration



- Explore how heat transfers through the stack, find the hot spots
- Review full stack or turn on/off individual components
- Customize Min and Max Temperatures on the scale
- Inspect details of Thermal fine/coarse meshing



# Scalable Solution For Multi-Die Bumps, HBs, TSVs and Fanout RDL Package

3D System  
Exploration  
and Design

Design  
Implementation

Signoff and  
System Analysis



# Bump / Hybrid Bump Planning Challenges



- Start without bump collateral from Foundry
- Handle wide-ranging bump pitch

	Bump Pitch	Relative Density
Hybrid Bond	10u	<b>900X</b>
ubump	40u	<b>56X</b>
C4	140u	4.6X
BGA	300u	1X

- Scale up to 50M bumps (100M+ soon)
- Support legacy bump planning flows involving MS Excel and csv
- Create correct-by-construction bump locations using mirroring

- Auto netlist derivation for interposer
- Automatic bump assignment
- Handle heterogenous optical shrink (different for different Dies) during all operations
- Diff between n and n + 1 bumps and allow accept/reject selective changes





# Effectively Managing Inter-Die/Package Connectivity

## Bump Mirroring and Assignment

Full and selective mirroring of bumps

Assignment of bumps to port/nets




UCIe Bump Mirroring

# Bump Planning

Import/Export From/to Excel and ECO




Pseudo bump creation in 3DIC





Output Bump CSV/Table

Pseudo_bump_name	is_hole	Net	X	Y	Offset_X	Offset_Y
BRPBO_0_0	TRUE	VDDC	112.797	142.68	0	0
BRPBO_1_0	TRUE	VSSC	242.797	142.68	0	0
BRPBO_2_0	TRUE	VDDC	372.797	142.68	0	0
BRPBO_3_0	TRUE	VSSC	502.797	142.68	0	0
BRPBO_4_0	TRUE	VDDC	632.797	142.68	0	0
BRPBO_5_0	TRUE	VSSC	762.797	142.68	0	0
BRPBO_6_0	TRUE	VDDC	892.797	142.68	0	0
BRPBO_7_0	TRUE	VSSC	1022.797	142.68	0	0
BRPBO_8_0	TRUE	VDDC	1152.797	142.68	0	0
BRPBO_9_0	TRUE	VSSC	1282.797	142.68	0	0
BRPBO_10_0	TRUE	VDDC	1412.797	142.68	0	0
BRPBO_11_0	TRUE	VSSC	1542.797	142.68	0	0
BRPBO_12_0	TRUE	VDDC	1672.797	142.68	0	0
BRPBO_13_0	TRUE	VSSC	1802.797	142.68	0	0
BRPBO_14_0	TRUE	VDDC	1932.797	142.68	0	0
BRPBO_15_0	TRUE	VSSC	2062.797	142.68	0	0
BRPBO_16_0	TRUE	VDDC	2192.797	142.68	0	0
BRPBO_17_0	TRUE	VSSC	2322.797	142.68	0	0
BRPBO_18_0	TRUE	VDDC	2452.797	142.68	0	0
BRPBO_19_0	TRUE	VSSC	2582.797	142.68	0	0
BRPBO_20_0	TRUE	VDDC	2712.797	142.68	0	0
BRPBO_21_0	TRUE	VSSC	2842.797	142.68	0	0
BRPBO_22_0	TRUE	VDDC	2972.797	142.68	0	0
BRPBO_23_0	TRUE	VSSC	3102.797	142.68	0	0
BRPBO_24_0	TRUE	VDDC	3232.797	142.68	0	0
BRPBO_25_0	TRUE	VSSC	3362.797	142.68	0	0
BRPBO_26_0	TRUE	VDDC	3492.797	142.68	0	0
BRPBO_27_0	TRUE	VSSC	3622.797	142.68	0	0
BRPBO_28_0	TRUE	VDDC	3752.797	142.68	0	0
BRPBO_29_0	TRUE	VSSC	3882.797	142.68	0	0
BRPBO_30_0	TRUE	VDDC	4012.797	142.68	0	0
BRPBO_31_0	TRUE	VSSC	4142.797	142.68	0	0
BRPBO_32_0	TRUE	VDDC	4272.797	142.68	0	0
BRPBO_33_0	FALSE	VSSC	4402.797	142.68	0	0
BRPBO_0_1	TRUE	VDDC	112.797	272.68	0	0
BRPBO_1_1	FALSE	VSSC	256.9095	218.047	14.1125	-54.633
BRPBO_2_1	FALSE	VSSA	406.8495	218.047	34.0525	-54.633
BRPBO_3_1	FALSE	VSSA	556.7895	218.047	53.9925	-54.633
BRPBO_4_1	TRUE	VDDC	632.797	272.68	0	0
BRPBO_5_1	FALSE	VSSC	706.7295	218.047	-56.0675	-54.633
BRPBO_6_1	FALSE	VDDC	856.6695	218.047	-36.1275	-54.633
BRPBO_7_1	FALSE	VSSA	1006.61	218.047	-16.1875	-54.633
BRPBO_8_1	FALSE	VSSA	1156.55	218.047	3.7525	-54.633
BRPBO_9_1	FALSE	VSSA	1306.49	218.047	23.6925	-54.633
BRPBO_10_1	TRUE	VDDC	1412.797	272.68	0	0



Graphical Excel Spreadsheet





# Design And Bump Checking



The screenshot shows the 3DIC Compiler interface. The main window displays a design layout with a grid of components. A red arrow points from a purple callout box labeled "Highlighted Errors" to a cluster of yellow 'X' marks on the grid. Another red arrow points from a purple callout box labeled "Design and Bump DRC Errors" to the Error Browser window.

**Error Browser Summary Table:**

ErrorSet	Total	Visible	Fixed	Ignored	NULL Net
top.ndm:top.design	258	258	0	0	0
check3dDesign.err	258	258	0	0	0
connectivity	2	2	0	0	0
logical_physical_consistency	68	68	0	0	0
physical_contact	188	188	0	0	0

**Error Browser Detailed List:**

Status	Color	Type	Layer	Net Type	Z Level	Magnitude	Error File Name	Information	Summary
252		logical_physical_consistency		Signal			check3dDesign...	Detailed inf...	logical_ph...
253		logical_physical_consistency		Signal			check3dDesign...	Detailed inf...	logical_ph...
254		logical_physical_consistency		Signal			check3dDesign...	Detailed inf...	logical_ph...
255		logical_physical_consistency		Signal			check3dDesign...	Detailed inf...	logical_ph...
256		connectivity		Signal			check3dDesign...	Detailed inf...	connectiv...
257		connectivity		Signal			check3dDesign...	Detailed inf...	connectiv...
0		physical_contact				1	check3dDesign...	Detailed inf...	physical_...
1		physical_contact				1	check3dDesign...	Detailed inf...	physical_...
2		physical_contact				1	check3dDesign...	Detailed inf...	physical_...
3		physical_contact				1	check3dDesign...	Detailed inf...	physical_...
4		physical_contact				1	check3dDesign...	Detailed inf...	physical_...
5		physical_contact				1	check3dDesign...	Detailed inf...	physical_...
6		physical_contact				1	check3dDesign...	Detailed inf...	physical_...
7		physical_contact				1	check3dDesign...	Detailed inf...	physical_...
8		physical_contact				1	check3dDesign...	Detailed inf...	physical_...
9		physical_contact				1	check3dDesign...	Detailed inf...	physical_...
10		physical_contact				1	check3dDesign...	Detailed inf...	physical_...

**Error Details for ID 252:**

```
0: Type: logical_physical_consistency
Net type: Signal
Type Summary : logical_physical_consistency: status = error
Obj Info : Detailed information for "check_3d_design-logical_physical_consistency"
-- 3DIC-071 (Error) No physical contact pair for the top-level logical connection sddqm_ft[0].
Net: sddqm_ft[0]
Error ID: 252 Status: Error
Bbox : Unset
```

Highlighted Errors


Design and Bump DRC Errors

# Unique Automated Solution for Fanout RDL




## Industry's Fastest Multi-Layer DRC-Aware Wafer Level Packaging Solution


### Automated/Interactive Routing




### D2D Routing




### Fanout Shapes




### Plane Realization



### Substrate Degassing



### RDL DRC & LVS



# Multi-Die In-Design and Signoff Analysis

Aided by correct by construction data  
from 3DIC Compiler

3D System  
Exploration  
and Design


Design  
Implementation

Signoff and  
System Analysis

# Full-Spectrum Signoff Analysis


In-Design Multi-Die analysis delivers productivity coupled with full signoff accuracy

## Extraction




3D Stack/BS, PG and interposer extraction

## Static Timing Analysis




Simultaneous Multi-Corner Analysis

## Hypergrid Distributed Analysis




Run 3D STA on billions of instances in hours

## DRC/LVS




## ESD



Topology, CD/P2P Perc, HBM/CDM analysis

## ECO




Ultrafast, DRC & Fill ECO within minutes




# Multiphysics Analysis together with Ansys

## In-Design Multi-Die/Package analysis and modeling


### Power Integrity




*Power Delivery Network vs. Performance*




### Signal Integrity



*Routing Interconnect vs. High-Speed Performance*




### Thermal Integrity




*Power/Heat Dissipation vs. Reliability*


### EM Coupling & Interference



### Mechanical Stress & Warpage




### System Thermal




# 3DIC Compiler System Analysis




Industry Keystone Analysis Engines From Within The Design Process




Integrated System Analysis



3DIC EMIR  
Ansys Redhawk SC



3DIC Thermal  
Ansys Redhawk SC-ET



High Frequency EMag Extraction  
Ansys HFSS

# 3D Verification / DRC Checks

In-Design Multi-Die Checking


3D System  
Exploration  
and Design

Design  
Implementation

Signoff and  
System Analysis

# 3DIC Compiler Multi-Die DRC/LVS Verification Flow: Synopsys IC Validator


*NDM / GDS / OASIS*



# Native 3D Stack Verification



## Correct-by-construction Heterogeneous Integration

- **Physical DRC for die-die interface and PG**
  - Die/pin/bump overlaps, missing / extra bumps, die alignment,..
  - Bad bump patterns, PG wires,..
  - Placement, spacing, enclosure,..
  - Account for scaling and orientation
- **Logical and physical connectivity LVS**
  - Logical connected/physical disconnected
  - Design open/shorts, text labels mismatches,..
  - PG open/shorts, PG wires,..
  - Support the entire die-die-interposer-package stack,..
- **Over 60 heterogeneous design integration and assembly rules**
  - Extends 2D to 3D with 3DIC Compiler Multi-Die Exchange Format







# 3D Rule Check Examples




Logical connection, physical disconnect




Shorted Net




Contacting Bump shifted



Check Feedthrough Net



Incomplete Net






# Synopsys Multi-Die Solution



A comprehensive solution for heterogeneous integration



## STCO and Design

Co-optimize system thermal, power, and performance with early exploration and partitioning

## Software Dev. & Validation

Rapid software development and validation with high-capacity emulation & prototyping

## Design Implementation

Efficient die/package co-design with unified exploration-to-signoff platform and robust IP

## Manufacturing and Lifecycle Health

Optimized yield, improved health, security and reliability with holistic test and lifecycle management solutions

## Multi-Die Systems Design triggers profound changes which require:

- Automation of power, thermal, stress integrity analysis versus iterative methods
- Automation of signal integrity analysis closure versus manual methods
- A solution that can expand to the full system using AI technology

## Synopsys Solutions for solving Multi-Die Challenges

- AI Driven 3DIC Design: 3DSO.ai
- 3D Prototyping Flow and Thermal Analysis Solution
- Scalable Solution For Multi-Die Bumps, HBs, TSVs and Fanout RDL Package
- Multi-Die In-Design and Signoff Analysis
- 3D Verification / DRC Checks

## Unified Platform for Analysis-Driven Design and Optimization:

- Synopsys solution for Multi-Die Designs provides seamless 2D to 3D design continuum
- A comprehensive heterogeneous integration solution for System Planning, Automation, Optimization

***THANK YOU***

Our  
Technology,  
Your  
Innovation™