

# PrimeClosure

Accelerating ECO Convergence with PrimeClosure  
Advanced Technologies

Kenneth Hung  
Senior Manager  
Synopsys

# CONFIDENTIAL INFORMATION



The information contained in this presentation is the confidential and proprietary information of Synopsys. You are not permitted to disseminate or use any of the information provided to you in this presentation outside of Synopsys without prior written authorization.

## IMPORTANT NOTICE


In the event information in this presentation reflects Synopsys' future plans, such plans are as of the date of this presentation and are subject to change. Synopsys is not obligated to update this presentation or develop the products with the features and functionality discussed in this presentation. Additionally, Synopsys' services and products may only be offered and purchased pursuant to an authorized quote and purchase order or a mutually agreed upon written contract with Synopsys.

# Advanced Node Challenges Impact ECO Time-to-Results




Signoff PPA last-mile design closure TAT and iterations have significantly increased


## Multi-dimensional ECO Problem Space



Advanced Node ECO Requirements



Last-mile signoff closure complexity growing exponentially




Signoff accurate subsystem-level / closure required for large SoCs

Increased iterations delay product time-to-market and increase project cost

# PrimeClosure: Golden Signoff ECO

## Next-Generation Design Closure System



**~5%**

Lower Total Power

**~50%**

Reduction in ECO Iterations

**~4X**

Faster Power ECO Runtime

**~10X**

Less Compute Resources

CPU/GPU  
5/3nm  
**Top 5 Semiconductor**

**50% 10X**  
Better Fix Rate Lesser Compute

GPU  
3nm  
**Top 5 Semiconductor**

**>40% 4% 15%**  
Better Setup TNS Lower Leakage Faster TAT

CPU  
5/3nm  
**Top US Hyperscaler**

**4X 27% 2.2%**  
Faster Power ECO Lower Leakage Better FMax

CPU, SoC  
3nm  
**Top 5 Semiconductor**

**4X 10X 35%**  
Faster Power ECO Lesser Compute Lesser Iterations

# High-Capacity Architecture

Leverages production-proven Tweaker infrastructure

## PrimeTime-based User Interface/Commands

### New Engines and Technologies

#### Signoff Integration

- Automated PrimeTime STA integration
- DVD IR-ECO flow with Red Hawk-SC

#### Power

- ~4.5X faster TAT
- ~5% better Total power
- ~25% better leakage

#### Clock

- Early and Late-stage See-Based Clock Opt.
- Clock Surgery for Targeted Optimization
- FMAX Boost

#### Timing

- Faster setup, hold, DRV, area optimizations
- PrimeShield Robustness and Variability

#### P&R convergence

- Physically-Aware Native Legalizer
- Advanced RC Estimation
- Implement ECO

#### Data Flow

- PrimeTime HG/HS flows Supported
- PT-version independent
- Binary data flow

#### Advanced Processes

- TSMC N2
- Samsung SF2
- Intel 18A
- Context Effects

### High-Capacity Tweaker-based MCM Architecture

Physically-Aware  
Co-optimizations

Robust Hierarchical  
Infrastructure

Top-level/Chiplet  
Handling

Light-Weight Engines


Comprehensive GUI &  
Intuitive Manual ECO

- New, faster optimization TAT
- Better QoR, and PPA
- Signoff Analysis Integration
- 100% Tweaker scripts migration
- PT version independent
- Faster TAT

# Automated Signoff Accurate QoR for Demanding Designs



## PrimeTime integration for signoff QoR




# Benefits of Integrated ECO Session Data Flow

write\_eco\_session and start\_eco auto config mechanisms




- PT settings
  - library location
  - derating, drc, aocv, pocv
  - don't\_touch, don't\_use
- simplified hier\_prefix, auto partitioning flow
- timing info transfer, no need for reporting transfer
- netlist, spef, gpd, upf
- voltage scaling, MV settings
- corner building
  - eco scope
  - configurable corner definitions

**Consolidated and Easy to Transfer**





# Key PrimeClosure Differentiations



POWER	TAT	QoR	P&R CONVERGENCE	MIGRATION
<ul style="list-style-type: none"> <li>• <b>PPA:</b> up to <b>5% better total power</b> recovery</li> <li>• <b>TAT:</b> <ul style="list-style-type: none"> <li>• vs. <b>PT-ECO:</b> <b>~4X</b> faster</li> <li>• vs. <b>Tweaker:</b> <b>~2X</b> faster</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>• <b>TAT:</b> <b>~2X faster</b> vs. Tweaker</li> <li>• Input <b>collateral size:</b> <b>~50% reduction</b> vs. Tweaker</li> </ul>	<ul style="list-style-type: none"> <li>• <b>QoR:</b> Better via <b>OOTB (out-of-the-box) recipe</b></li> <li>• <b>Automated PrimeTime</b> what-if for signoff-accurate optimization</li> <li>• <b>Automated IR-ECO with RedHawk-SC</b></li> </ul>	<ul style="list-style-type: none"> <li>• <b>Convergence:</b> Advanced RC estimation, router guidance, congested design</li> <li>• <b>Incremental Fusion Compiler/Signoff flow</b></li> <li>• <b>3rd party P&amp;R:</b> Flow supported</li> </ul>	<ul style="list-style-type: none"> <li>• Migration: <b>100% of Tweaker</b> scripts to PrimeClosure</li> <li>• Migration: <b>PT cross version support</b></li> <li>• <b>PT-HS</b> and <b>PT-HG</b> flows supported</li> </ul>





# Top US Hyperscaler Reduces Power and Boosts Performance



Results on Arm Neoverse v3

Design: 3nm, ~7M instances, 16 cores, Peak Memory: 150GB



Power Group	Leakage (mW)	
	Combinational	Register
preECO	158.9	53.4
postECO	111.7	40.8
Savings	47.2	12.6
Average	-27%	

Power Group	Internal (mW)	
	Combinational	Register
preECO	30.6	99.7
postECO	28.1	86.3
Savings	2.5	13.4
Average	-11%	

- **Clock Surgery** delivered 2.2% FMAX boost
- TNS improved by about ~25% on endpoint opt DB
- **Power ECO TAT is ~4X faster TAT**
- Results are post-implementation

# PrimeClosure Delivers Superior Results @ 5nm Evaluation



Better Hold QoR, Setup QoR, TAT, and post implementation vs. Tweaker

## Timing QoR Comparison (PC vs. TWK)

Post Tweaker eco - timing

Hold violations (Pre-ECO->Post-ECO)			
	Total	reg ->	reg
WNS	-0.17 -> -0.17	-0.14 ->	-0.10
TNS	-864.29 -> -271.42	-625.52 ->	-32.67
NUM	90675 -> 10708	82367 ->	2404

Setup violations (Pre-ECO->Post-ECO)			
	Total	reg ->	reg
WNS	-0.18 -> -0.18	-0.10 ->	-0.01
TNS	-384.36 -> -378.98	-5.39 ->	-0.01
NUM	7274 -> 6514	760 ->	1

Post PC eco - timing

Hold violations (Pre-ECO->Post-ECO)			
	Total	reg ->	reg
WNS	-0.17 -> -0.17	-0.14 ->	-0.05
TNS	-864.62 -> -243.89	-625.85 ->	-5.15
NUM	90706 -> 8800	82398 ->	498

Setup violations (Pre-ECO->Post-ECO)			
	Total	reg ->	reg
WNS	-0.18 -> -0.18	-0.10 ->	-0.00
TNS	-384.36 -> -378.98	-5.39 ->	-0.00
NUM	7274 -> 6515	760 ->	2

- ~84% improvement in Hold QoR
- >4X reduction in violations
- Better improvement in Setup QoR

## Post-implementation (PC vs. TWK)

Post tweaker eco implementation - hold timing

min	WNS	TNS	PATHS	100	50	20	10	5	0
core_clk	-0.1	-42.731	5640	0	69	491	627	850	3603
ate_core_clk	-0.1	-41.702	5368	0	66	482	624	824	3372
urck_clk	-0.054	-1.144	230	0	2	12	14	21	101
CIF	-0.047	-0.771	149	0	0	6	16	15	112
clock_gating_default	-0.008	-0.019	0	0	0	0	0	1	7
ate_urck_clk	-0.001	-0.001	1	0	0	0	0	0	1
TOTAL_RZR	-0.1	-86.368	11396	0	137	991	1281	1711	7276

Post PC eco implementation - hold timing

min	WNS	TNS	PATHS	100	50	20	10	5	0
core_clk	-0.068	-12.889	3266	0	1	77	185	354	2649
ate_core_clk	-0.068	-12.039	2986	0	1	74	178	336	2397
urck_clk	-0.035	-0.46	123	0	0	5	7	6	105
CIF	-0.017	-0.285	122	0	0	0	2	2	118
clock_gating_default	-0.006	-0.018	6	0	0	0	0	1	5
ate_urck_clk	-0.004	-0.008	3	0	0	0	0	0	3
TOTAL_RZR	-0.068	-25.699	6506	0	2	156	372	699	5277




- ~70% better Hold QoR

- Technology node: N5
- Size (# of cells/mem):3.57M/510
- # of Corner: 12
- Violation type: max\_tran, setup,hold

# Top 5 Semiconductor Reduced ECO Iterations by 40%



PrimeClosure delivered better timing, leakage power, and TAT



**TAT Target**  
eco01: < 24hrs  
eco02: < 20hrs  
eco03: < 10hrs

**PC TAT (16 cores)**  
eco01: 4.4hrs  
eco02: 3.5hrs  
eco03: 2.0hrs


**PC TAT (16 cores)**  
eco01: 22.9hrs  
eco02: 5.1hrs  
eco03: 3.9hrs

**PC TAT (16 cores)**  
eco01: 11.4hrs  
Eco02: 4.1hrs  
Eco03: 1.9hrs

- TAT can be reduced with more cores

# Strong Hierarchical Technologies Reduce Time-to-Results for Large Designs


## Robust Hierarchical, Gigachip Hierarchical ECO




Multiple hierarchical flows to enable fastest TAT, memory reduction on single boxes → **low cost-per-run**

## Top-Down, Bottom-up Hierarchical Flow

- **Gigachip** hierarchical ECO for **very large designs**
- **Single-box SoC/ subsystem/ block/ MIM** convergence with **PrimeTime: HyperScale, HyperGrid, Flat STA**



## Hierarchy and Corner Pruner



**Hierarchy Pruning**      **Corner Pruning**

### Pruner:

- **~30% lower memory** with hierarchy and corner reduction
- **2X Speedup TAT**



# Hierarchical Leakage Recovery Delivers ~7X TTR Speedup



Top 10 semiconductor company presentation at SNUG

### Split & Merge ECO Solution for Leakage Recovery (contd ...)

• Exploring Hierarchical ECO Solution for leakage recovery on an 60M instance-based subsystem at cutting edge technology and with latest tool version

Vt QoR in Flat run

Subsystem and Partition Name @ Cutting Edge Technology	MIM Count
Sub-system	1
Partition A	12
Partition B	4
Partition C	17
Partition D	3
Partition E	2
Partition F	1
Partition G	1
Partition H	1
Partition I	1
<b>Total Instance Count</b>	

Runtime: ~85 hours with single license

### Split & Merge ECO Solution for Leakage Recovery (contd ...)


	Instance Count (Mil. Cells)	License Used	Hierarchy Merging	Run Time (hr : min : sec)	Remarks
Run_1	6.651	1	Sub-system + Partition F + Partition H + Partition I	07 : 46 : 25	All these runs are with Vt-swap only. If down-sizing of cells are allowed, ~2 hrs additional runtime need to be accounted.
Run_2	6.315	1	Partition A + Partition B	10 : 19 : 27	
Run_3	6.790	2	Partition E + Partition G	09 : 35 : 54 (with 1 License, runtime was: 13 : 16 : 52)	
Run_4	5.963	1	Partition D	11 : 11 : 18	All these runs are with PBA mode. Only Combinational cells are targeted for Vt-swap. 6 timing scenarios are considered.
Run_5	1.993	1	Partition C (stand alone; only 1 instance)	04 : 43 : 06	
Run_6		4	All interface paths to child partitions (excluding input/output paths of the sub-system)	12 : 06 : 34 (with 1 license, runtime was: 18 hours +)	

**Total Time-to-Results Reduced from 85hours to 12hours**

# Efficient MIM Flow

## Multiple Instantiated Module Flow

- ECO for MIM
- Hierarchical MIM
- Consolidated Timing Information



DRC rule checking happens for all pins at the same time

Hold margin blocked the fixing

Check All At Once

Blocking Code Shows  
ECO pin (max, min)  
impacted pin (max, min)  
Estimated Timing Post ECO  
DRC impact pins



# Customer Success Story of MIM Flow



- Merge ECO Flow user example presented in SNUG 2024

### Proposed Model: PRO-ME

Case 1: with one shared block

- merge step
  - Merge ECO feature in Tweaker tool
- Remove serial dependency
  - *Sub-Chip<sub>a</sub>* and *Sub-Chip<sub>b</sub>* use same netlist for PPA
  - Run PPA optimization simultaneously
- Remove unnecessary implementation job
  - One ECO file for *Block<sub>master</sub>*
  - Only one implementation

The diagram illustrates the PRO-ME flow. It starts with two sub-chips, *Sub-Chip<sub>a</sub>* and *Sub-Chip<sub>b</sub>*. *Sub-Chip<sub>a</sub>* contains blocks *-Block<sub>a0</sub>*, *-Block<sub>ai</sub>*, and *-Block<sub>master</sub>*. *Sub-Chip<sub>b</sub>* contains blocks *-Block<sub>b0</sub>*, *-Block<sub>bj</sub>*, and *-Block<sub>master</sub>*. Both sub-chips undergo parallel optimization steps. The results are then merged into a single *ECO<sub>master</sub>* file. Finally, a single implementation step produces the final blocks: *Block<sub>a0</sub>*, *Block<sub>ai</sub>*, *Block<sub>master</sub>*, *Block<sub>b0</sub>*, and *Block<sub>bj</sub>*.

### Results

- Testcase:
  - Two sub-chips, each with 12 blocks
  - 2 blocks are instantiated in both sub-chips
- Runtime improvement
- Better Quality of Results in timing

Metric	Value
% Runtime Improvement	47.32%
% Resource Reduction	4.35%


Metric	Setup % Improvement	Hold % Improvement	Transition % Improvement
Worst Negative Slack	58.66%	45.27%	0.02%
Total Negative Slack	97.54%	98.06%	86.87%
Endpoints	89.50%	95.13%	39.12%

<https://www.synopsys.com/community/snug/snug-silicon-valley/location-proceedings-2024.html>

# Scope Based Technology Applied to ECO Phases



Result in Faster TAT, Reduced File Size, Flexibility to Selectively Group Output








# Smart Corner Reduction Technologies




Enables Faster TAT and Memory Reduction

- Merge Corner
- Customizable Scenario Definitions
- Corner Pruning



## Better TNS and improved productivity



- New technology looks at optimal locations along entire clock network
- Minimizes # of points where changes need to be made (insertion, bypass)
- Looks across multiple stages, applicable to both block or cross boundary paths

## Socionext: TNS Fixing Rate Improved by 18%

**New clock ECO (Seed-based clock ECO)**

■ 現実的時間で処理可能でタイミング改善に効果的な新Clock ECOメソッドを実現

**Legacy**

On the same data path, FUNC setup conflict with OCC hold

skew要因 Timing Vio.

FF/CK接続ネット or source数段のみ触る

➔

**New**

On the same data path, FUNC setup conflict with OCC hold

遅延調整ポイント (seed list)でinsert\_buffer

<b>RunTime</b>	6h13m	<b>} Fixing rate 18.4%</b>
<b>Setup TNS</b>	preECO -187ns → PostECO -629ns	
<b>Hold TNS</b>	preECO -3261ns → -PostECO 2183ns by 8 seed pin clock delay insertion	

7nm technology, 8.1M Instance, 14scenario (SDC 1 × 14PVT corners)

**小規模なTiming ECOでTNS fixing rate 18.4%を実現**


Copyright 2023 Socionext 18

Seed Base Clock ECO Target Total TNS (setup+hold) and improved 18.4% by just performing 8 insertion commands

# Unique Metal ECO Transforms Driven Further Timing Closure

Demonstrated ~60% setup TNS improvement at top memory company

## Post-Mask Transforms Improve Timing QoR



**Timing ECO Results (Postmask)**

Postmask ECO(Gate Array)(1st run) (Slacks in the table were obtained by PrimeTime STA)

Tool	Setup (Worst corner)			Hold (Best corner)			Cell area increased(um^2)	Runtime(h:m:s)
	WNS(ns)	TNS(ns)	FEP	WNS(ns)	TNS(ns)	FEP		
Base timing	-3.457	-168.6	178	-0.420	-74.1	985	-	-
Tweaker	-1.794	-59.555	130	-0.260	-9.173	123	23519.69	00:13:01
PrimeTime (Physically aware)	-3.582	-253.1	393	-0.192	-2.8	47	18011.32	00:10:23

- Setup: Mainly improved by cell stealing (over 60% improvement in TNS)  
 - Hold: Mainly improved by buffer insertion


**Better QoR for setup timing can be obtained by using cell stealing technology while maintaining hold timing**

- Numerous post-mask transforms for improving timing QoR
- SpareCell/GateArray/RecyclingCell/ConstantCell/CellStealing


- Better setup timing QoR using cell-stealing technology
- >60% improvement in setup TNS

# PrimeClosure / Redhawk-SC Dynamic IR-ECO Flow

State of the art Ansys and Synopsys collaboration to ensure convergent last-mile closure



## Incremental Automated IR Drop Update Methodology



- Timing/Physical-aware cell swapping, flipping, Sizing, coldspot positioning


- IR drop report for each instance
- Aggressor list
- Incremental IR drop update

# PrimeClosure/PrimeShield Robustness ECO Flow

Improved design reliability with PrimeShield analysis and PrimeClosure ECO fixing

- Integrated with PrimeShield robustness analysis  
PrimeClosure brings superior closure for robustness, voltage, parasitic variation, aging analysis improves overall design PPA-RA (Power, Performance, Area, Robustness, Aging).

Robustness Type	ECO Type	smsa fix types	ECO Methodology
Cell Robustness	Variation	variation	VT_swap + sizing
	Voltage	voltage	
	Transition	transition	
Path Robustness	Voltage slack (Vmin)	voltage_slack	VT swap + sizing
	VT skew (Mix VT)	vt_skew_setup vt_skew_hold	VT swap + Sizing + insertion
	Interconnect skew (BEOL)	isa_setup isa_hold	VT swap sizing+insertion
	DvD-aware ECO	setup hold	VT swap + sizing +insertion
Design Robustness	POCV variation	dva_setup dva_hold	VT+sizing+insertion
	Bottleneck	bottleneck	VT+sizing





# PC UI – Simple and Fully Customizable



```
# hier-prefix for block instances

sdfin -collateral ./top_timing/ -hier_prefix block1

begin_corner ss_cworst
...
twfin -collateral ./top_timing/ -hier_prefix block1
...
slackin -collateral -setup -hold ./top_timing/-hier_prefix block1
slackin -collateral -max_trans ./top_timing/ -hier_prefix block1
slackin -collateral -setup -hold ./block_timing/
...
end_corner ss_cworst
```

```
# put each corner's ChipTop report in blk collateral directory
# specify the ChipTop report name and hier_prefix options

start_eco -mode smsa -hier_prefix block1
```

```
# put each corner's ChipTop report in blk collateral directory
# specify the ChipTop report name and hier_prefix options

start_eco -mode smsa -add_slackin_name \
  { {setup_to_pc_ChipTop.rpt "-extended_if"} \
  {hold_to_pc_ChipTop.rpt "-extended_if"} }
```

```
# add slackin command for loading ChipTop in every corner


begin_corner S1
  set_group -lib -name corner_S1
  ...
  twfin twf.gz
  slackin S1/setup_to_pc.rpt
  slackin S1/setup_to_pc_ChipTop.rpt -extended_if
  slackin S1/hold_to_pc_S1.rpt
  slackin S1/hold_to_pc_ChipTop.rpt -extended_if
end_corner S1

begin_corner S2
  set_group -lib -name corner_S2
  ...
  twfin twf.gz
  slackin S2/setup_to_pc.rpt
  slackin S2/setup_to_pc_ChipTop.rpt -extended_if
  slackin S2/hold_to_pc_S1.rpt
  slackin S2/hold_to_pc_ChipTop.rpt -extended_if
end_corner S2
```

# Powerful GUI – Final Stage ECO Solution



Violations analysis through different Views, design analysis through different Maps



Clear blocking messages for un-fixable violations

Versatile and interactive editing in all views

Very easy flow control and maintenance

## Summary:

# PrimeClosure Delivers Best PPA Recovery with Signoff QoR



MCM architecture to handle B+ instance designs, and deliver lower cost-per-run



Efficient resource utilization for multi-billion instance designs



100% PrimeTime accurate QoR reduces ECO iterations



Seamless convergence with P&R with signoff accuracy



High Capacity to handle 100's of block with mixed PNR solution

***THANK YOU***

Our  
Technology,  
Your  
Innovation™