

Revolutionizing Synthesis to Preserve CDC Integrity SNUG Silicon Valley – March 20 – 21, 2024

Sathappan Palaniappan Broadcom

About Broadcom





Global technology leader that designs, develops and supplies a broad range of semiconductor, enterprise software and security solutions.



Broadcom is a Delaware Corporation Headquartered in Palo Alto, CA.













Introduction

Traditional Synthesis Challenges

CDC Issues

Issues leading to Glitches Data Corruption System Instability

-/--



Manual Input

Heavy reliance on manual input and decision-making, inefficient and errorprone

Post-Synthesis CDC

3

Post-synthesis CDC analysis is challenging due to the volume and complexity of data



Deep Understanding

snu

Require deep understanding of CDC issues, precise solutions & impact TTM



SNUG SILICON VALLEY 2024

Introduction

CDC in Digital Design

Managing CDC

Managing CDC is crucial for data transfer across different clock domains, due to asynchronous nature



2 Challenges

Risks of data loss, metastability, and timing errors, in systems with numerous interacting clock domains



Reliable **Digital Circuits**

3

For reliable functioning, integrity of CDC paths is fundamental

CDC Analysis

4

Conducted twice in the design process (pre and postsynthesis) to mitigate potential risks



6





Traditional Synthesis Flow & SAS Flow Using Design Compiler (DC)



É SDC RTL DC **Static** Unaware **Synthesis** Gates



SAS Process - Synthesis

CDC

Remains



Post - Synthesis / Post - DFT CDC Validation Proficiency in writing CDC-aware RTL & advancements in SAS Methodology # sythesis.tcl could eliminate analyze -format sverilog { ../rtl/top.v } elaborate top current_design top **Post-Synthesis** link Post-DFT CDC 罪 source -verbose -echo ./scripts/constraints.tcl Validation Validation **7** Reads input database from VC Spyglass to **Remains necessary** analyze CDC paths & apply restrictions for necessary when DFT on gateduring UPF level netlist synthesis to avoid breaking the CDC paths based synthesis set_cdc_restrictions -input ../vcst_rtdb/static_aware_synthesis_db/cdc \ **New CDC Issues** -mux effort none \ Be aware the processes that modify the netlist, may -verbose > DC_restrictions.log introduce new CDC issues report cdc restrictions > ./reports/cdc restrictions.rpt

> SNUG SILICON VALLEY 2024 9

Generate Static DB (CDC) File Using VC SpyGlass





SAS Process – CDC Analysis

vc_static.tcl

```
analyze -format sverilog {../rtl/top.v } \
-vcs { +define+DC -work WORK -f ./scripts/vcs_opts_vlog.f }
elaborate top -vcs { -liblist_work -liblist_nocelldiff }
read_sdc ./scripts/top.sdc
```

Use this command to control the generation of static database for synthesis tools.

Synthesis tools consume/understand static database which helps to perform various operation.

For example, if CDC app is specified with the command, the synthesized netlist is CDC aware, that is, certain synthesis

optimizations are not performed around CDC paths, that can

potentially introduce new CDC issues in the netlist.

configure_static_aware_synthesis

-app cdc -enable -dc_path /tools/synthesis/2022.12-SP7 check_cdc report_cdc







Data Clock Domain Crossing







Glitches - Combinational Control Signal Crossings



snug

Control Synchronization Coherency





snug

MUX Decomposition





```
module aoi_mux_ex
 1
 2
    (output q,
 3
    input a,
 4
    input b,
 5
    input c
 6
     );
 7
 8
    reg q;
 9
    reg sel;
10
11
    always_ff @(posedge rx_clk)
12
    if (sel) q <= a;</pre>
13
              q <= b;
    else
14
    always_ff @(posedge tx_clk)
15
16
         sel <= c;</pre>
17
    endmodule
18
```

Re-Timing





Unexpected Clock-Gate Insertion Between Synchronizers snug SET tx_data SET SET D Q sync_data D D Q Q CLR SUS Q CGC CLR CLR Q Q tx_clk rx_clk SET tx data SET SET sync_data D D Q Q CLR CLR SAS Q tx clk rx clk





VC Static CDC Summary

snug

On RTL & Static Un-aware Synthesis Gate

				O stage Order Summary			<u>Severity Order Summary</u>					
					Severity	Stage	Family	Tag	Open	Waived	Compressed	
					info	SETUP	CLKPROP	SETUP DATA CONSTANT	3	0	0	
					info	SETUP	CLKPROP	SETUP CLOCK PROPAGATED	2	0	0	
					info	SETUP	RESET	SETUP RESET CONSTANT INACTIVE	40	0	0	
					info	SETUP	RESET	SETUP RESET PROPAGATED	1	0	0	
					info	SETUP	CLKPROP	SETUP PORT CONSTRAINED	29	0	0	
					info	SYNC	CTRLPATH	CDC SYNC CTRL	3	0	0	
					info	SYNC	DATAPATH	CDC SYNC DATA	19	0	0	
		1			info	SYNC	IGNOREPATH	CDC IGNOREPATH QUASI STATIC	106	0	0	
(<u>Stage Or</u>	der Summary	• <u>severity Order Summary</u>		info	GLITCH	GLITCH	CDC GLITCH DATA	3	0	0	
Severity	Stage	Family	Тад	Open	warning	SETUP	RESET	SETUP ASYNCRESET UNUSED	1	0	• RTL	
error	SETUP	CLKPROP	SETUP CLOCK UNDECL	41	warning	CONV	NOCONV	CDC COHERENCY VECTOR DIFF SYNC	5	0	0	
error	SETUP	CLKPROP	SETUP BBOXPIN UNCONSTRAINED	123	Total:	212			212	0	0	
error	SYNC	DATAPATH	CDC UNSYNC DATA	16	C)	0					
error	GLITCH	GLITCH	CDC GLITCH UNSYNC	16	C)	0					
info	SETUP	CLKPROP	SETUP DATA CONSTANT	3	C)	0					
info	SETUP	CLKPROP	SETUP BBOXPIN CONSTRAINED	41	C)	0					
info	SETUP	CLKPROP	SETUP CLOCK PROPAGATED	2	C)	0					
info	SETUP	RESET	SETUP RESET CONSTANT INACTIVE	3	C)	0					
info	SETUP	CLKPROP	SETUP PORT CONSTRAINED	29	C)	0					
info	SETUP	CLKPROP	SETUP PORT IGNORED	7	C)	0					
info	SETUP	SDC	SETUP SDC CMD IGNORED	1	C)	0					
info	SYNC	CTRLPATH	CDC SYNC CTRL	3	C)	0					
info	SYNC	DATAPATH	CDC SYNC DATA	44	C)	0					
info	SYNC	IGNOREPATH	CDC IGNOREPATH QUASI STATIC	114	C)	° 5	US				
info	GLITCH	GLITCH	CDC GLITCH DATA	6	C)	0					
Total:	449			449	C)	0					

VC Static CDC Summary

On Static Un-aware & Aware Synthesis Gates



					Ustage ofder Summary								
					Severity	Stage	Family	Tag	Open	Waived	Comp	pressed	
					info	SETUP	CLKPROP	SETUP DATA CONSTANT	3	0	0		
					info	SETUP	CLKPROP	SETUP CLOCK PROPAGATED	2	0	0		
					info	SETUP	RESET	SETUP RESET CONSTANT INACTIVE	3	0	0		
					info	SETUP	CLKPROP	SETUP PORT CONSTRAINED	29	0	0		
					info	SETUP	CLKPROP	SETUP PORT IGNORED	7	0	0		
					info	SETUP	SDC	SETUP SDC CMD IGNORED	1	0	0		
					info	SYNC	CTRLPATH	CDC SYNC CTRL	3	0	0		
					info	SYNC	DATAPATH	CDC SYNC DATA	755	0	0		
(Stage Ord	der Summary	Severity Order Summary		info	SYNC	IGNOREPATH	CDC IGNOREPATH QUASI STATIC	1212	0	0		
Sovority	Stago	Eamily	Tag	Open	info	GLITCH	GLITCH	CDC GLITCH DATA	246	0	0		
Severity	Stage	rainiy			warning	INTEGRITY	CLKPROP	INTEGRITY CLOCKRESET OUTPUT RACE	2	0	0	CAC	
error	SETUP	CLKPROP	SETUP CLOCK UNDECL	41	warning	INTEGRITY	CLKPROP	INTEGRITY RESET UNEXPECTED CELLS) 6	0	0	SAS	
error	SETUP	CLKPROP	SETUP BBOXPIN UNCONSTRAINED	123	warning	CONV	NOCONV	CDC COHERENCY VECTOR DIFF SYNC	25	0	0		
error	SYNC	DATAPATH	CDC UNSYNC DATA	16	Total:	2294			2294	0	0		
error	GLITCH	GLITCH	CDC GLITCH UNSYNC	16		U	U						
info	SETUP	CLKPROP	SETUP DATA CONSTANT	3		0	0						
info	SETUP	CLKPROP	SETUP BBOXPIN CONSTRAINED	41		0	0						
info	SETUP	CLKPROP	SETUP CLOCK PROPAGATED	2		0	0						
info	SETUP	RESET	SETUP RESET CONSTANT INACTIVE	3		0	0						
info	SETUP	CLKPROP	SETUP PORT CONSTRAINED	29		0	0						
info	SETUP	CLKPROP	SETUP PORT IGNORED	7		0	0						
info	SETUP	SDC	SETUP SDC CMD IGNORED	1		0	0						
info	SYNC	CTRLPATH	CDC SYNC CTRL	3		0	0						
info	SYNC	DATAPATH	CDC SYNC DATA	44		0	0						
info	SYNC	IGNOREPATH	CDC IGNOREPATH QUASI STATIC	114		0	0 9	IS					
info	GLITCH	GLITCH	CDC GLITCH DATA	6		0	0						
Total:	449			449		0	0						

· Couprity Orde



DATA PATH OST UDS_SYNCL DATA PATH_SPC CDC SYNC DATA SAS PORT BINBUS02[7:0]= DATA PATH_SRC QUALIFIER_CONVERGES_SYNC_SRC PORT BINBUSO u_rtl_08_u_rtl_10_redn_shift_int PORT BINBUS01[7:0] Cloud 3 SYNC_SRC U4382 u_rtl_08_u_rtl_10_u0_rtl_07_redn_shift_reg_0_ u_tti_08_u_tti_10_u0_tti_07_N11 Cloud 4 DATA PATH DST (CLK_A) u_rtl_08_u_rtl_09_sync_a

CDC_UNSYNC_DATA

CDC Data Crossing Analysis – SUS & SAS

n3098

u_rtl_08_auto_load_syncd

E2ENRA_SRESYNCRX2

UDS_SYNC

CLK A

SNUG SILICON VALLEY 2024 23

SUS

E3LLRA_BSDFFX2





Analysis of Glitches Caused by Unsynchronized Signal Crossing – RTL & SUS







Analysis of Glitches Caused by Unsynchronized Signal Crossing – RTL & SUS



snug





Results















Reduction in CDC errors & demonstrating its effectiveness in mitigating CDC complexities

Significant **time savings** & **efficiency** gains by integrating CDC analysis into the synthesis process, **reducing manual debugging** and correction time



3

Enhanced data integrity across clock domains with SAS, ensuring reliable circuit performance even in complex designs with multiple clock domains



Faster TTM and superior alternative to traditional synthesis methods, with SAS streamlining development cycles and improving design quality

"SAS has been evaluated in this paper. Gave constructive feedbacks to Synopsys. Could significantly benefit the industry as a whole"



THANK YOU

YOUR INNOVATION YOUR COMMUNITY