



# Revolutionizing Synthesis to Preserve CDC Integrity

SNUG Silicon Valley – March 20 – 21, 2024

Sathappan Palaniappan  
Broadcom


# About Broadcom



Global technology leader that designs, develops and supplies a broad range of semiconductor, enterprise software and security solutions.



Broadcom is  
a Delaware  
Corporation  
Headquartered  
in Palo Alto,  
CA.



# AGENDA



## Introduction

- Traditional Synthesis Challenges
  - CDC in Digital Design

1



## Static Aware Synthesis (SAS)

2



## Addressing CDC Issues with SAS

3



## Case Studies

4



## Results

5



## Conclusion

6

A red square icon with a white outline of a person at a computer screen, representing a presentation or lecture.

**Introduction**

- Traditional Synthesis Challenges
  - CDC in Digital Design

1



# Introduction



## Traditional Synthesis Challenges

1

### CDC Issues


Issues leading to  
Glitches  
Data Corruption  
System Instability



2

### Manual Input

Heavy reliance on  
manual input and  
decision-making,  
inefficient and error-  
prone



3

### Post-Synthesis CDC

Post-synthesis CDC  
analysis is  
challenging due to  
the volume and  
complexity of data



4

### Deep Understanding

Require deep  
understanding of  
CDC issues, precise  
solutions & impact  
TTM



# Introduction




## CDC in Digital Design

1

### Managing CDC

Managing CDC is crucial for data transfer across different clock domains, due to asynchronous nature



2

### Challenges

Risks of data loss, metastability, and timing errors, in systems with numerous interacting clock domains



3

### Reliable Digital Circuits

For reliable functioning, integrity of CDC paths is fundamental



4

### CDC Analysis


Conducted twice in the design process (pre and post-synthesis) to mitigate potential risks



A white icon of a pair of sunglasses is centered within a yellow square. The square is part of a white-bordered banner that has a 3D effect, appearing to fold over from the left.

**Static Aware Synthesis**  
(SAS) 2

# Traditional Synthesis Flow & SAS Flow Using Design Compiler (DC)





# SAS Process - Synthesis



## Post - Synthesis / Post - DFT CDC Validation

Proficiency in writing CDC-aware RTL & advancements in SAS Methodology could eliminate

### Post-Synthesis CDC Validation

Remains necessary during UPF based synthesis



### Post-DFT CDC Validation

Remains necessary when DFT on gate-level netlist

### New CDC Issues

Be aware the processes that modify the netlist, may introduce new CDC issues

```
# synthesis.tcl
```

```
analyze -format sverilog { ../rtl/top.v }
```

```
elaborate top
```

```
current_design top
```

```
link
```

```
source -verbose -echo ./scripts/constraints.tcl
```

Reads input database from VC Spyglass to analyze CDC paths & apply restrictions for synthesis to avoid breaking the CDC paths

### set\_cdc\_restrictions


```
-input ../vcst_rtdb/static_aware_synthesis_db/cdc \
```

```
-mux_effort none \
```

```
-verbose > DC_restrictions.log
```

```
report_cdc_restrictions > ./reports/cdc_restrictions.rpt
```

# Generate Static DB (CDC) File Using VC SpyGlass



# SAS Process – CDC Analysis

```
# vc_static.tcl
```

```
analyze -format sverilog {../rtl/top.v } \  
-vcs { +define+DC -work WORK -f ./scripts/vcs_opts_vlog.f } \  
elaborate top -vcs { -liblist_work -liblist_nocelldiff } \  
read_sdc ./scripts/top.sdc
```

Use this command to control the generation of static database for synthesis tools.

Synthesis tools consume/understand static database which helps to perform various operation.

For example, if CDC app is specified with the command, the synthesized netlist is CDC aware, that is, certain synthesis optimizations are not performed around CDC paths, that can potentially introduce new CDC issues in the netlist.

```
configure_static_aware_synthesis \  
-app cdc -enable -dc_path /tools/synthesis/2022.12-SP7 \  
check_cdc \  
report_cdc
```



An orange square icon with a white lightbulb inside a white head silhouette, representing an idea or solution.

# Addressing CDC Issues 3



with SAS





# Data Clock Domain Crossing



# Glitches - Combinational Control Signal Crossings




# Control Synchronization Coherency




# MUX Decomposition

SUS



SAS





```

1 module aoi_mux_ex
2   (output q,
3    input a,
4    input b,
5    input c
6   );
7
8   reg q;
9   reg sel;
10
11  always_ff @(posedge rx_clk)
12    if (sel) q <= a;
13    else    q <= b;
14
15  always_ff @(posedge tx_clk)
16    sel <= c;
17
18  endmodule



```



# Re-Timing



# Unexpected Clock-Gate Insertion Between Synchronizers



A horizontal banner with a teal background and a white border. On the left side, there is a purple square icon containing a white silhouette of a desk with a computer monitor and a chair. To the right of the icon, the text 'Case Studies' is written in a bold, purple, sans-serif font. Further to the right, a large, light blue number '4' is displayed. The banner is set against a background of large, overlapping circles in teal, yellow, and purple.

# VC Static CDC Summary



## On RTL & Static Un-aware Synthesis Gate

○ Stage Order Summary		● Severity Order Summary		
Severity	Stage	Family	Tag	Open
error	SETUP	CLKPROP	SETUP_CLOCK_UNDECL	41
error	SETUP	CLKPROP	SETUP_BBOXPIN_UNCONSTRAINED	123
error	SYNC	DATAPATH	CDC_UNSYNC_DATA	16
error	GLITCH	GLITCH	CDC_GLITCH_UNSYNC	16
info	SETUP	CLKPROP	SETUP_DATA_CONSTANT	3
info	SETUP	CLKPROP	SETUP_BBOXPIN_CONSTRAINED	41
info	SETUP	CLKPROP	SETUP_CLOCK_PROPAGATED	2
info	SETUP	RESET	SETUP_RESET_CONSTANT_INACTIVE	3
info	SETUP	CLKPROP	SETUP_PORT_CONSTRAINED	29
info	SETUP	CLKPROP	SETUP_PORT_IGNORED	7
info	SETUP	SDC	SETUP_SDC_CMD_IGNORED	1
info	SYNC	CTRLPATH	CDC_SYNC_CTRL	3
info	SYNC	DATAPATH	CDC_SYNC_DATA	44
info	SYNC	IGNOREPATH	CDC_IGNOREPATH_QUASI_STATIC	114
info	GLITCH	GLITCH	CDC_GLITCH_DATA	6
<b>Total:</b>	<b>449</b>			<b>449</b>

○ Stage Order Summary		● Severity Order Summary				
Severity	Stage	Family	Tag	Open	Waived	Compressed
info	SETUP	CLKPROP	SETUP_DATA_CONSTANT	3	0	0
info	SETUP	CLKPROP	SETUP_CLOCK_PROPAGATED	2	0	0
info	SETUP	RESET	SETUP_RESET_CONSTANT_INACTIVE	40	0	0
info	SETUP	RESET	SETUP_RESET_PROPAGATED	1	0	0
info	SETUP	CLKPROP	SETUP_PORT_CONSTRAINED	29	0	0
info	SYNC	CTRLPATH	CDC_SYNC_CTRL	3	0	0
info	SYNC	DATAPATH	CDC_SYNC_DATA	19	0	0
info	SYNC	IGNOREPATH	CDC_IGNOREPATH_QUASI_STATIC	106	0	0
info	GLITCH	GLITCH	CDC_GLITCH_DATA	3	0	0
warning	SETUP	RESET	SETUP_ASYNCRESET_UNUSED	1	0	0
warning	CONV	NOCONV	CDC_COHERENCY_VECTOR_DIFF_SYNC	5	0	0
<b>Total:</b>	<b>212</b>			<b>212</b>	<b>0</b>	<b>0</b>





# VC Static CDC Summary



## On Static Un-aware & Aware Synthesis Gates

Stage Order Summary     Severity Order Summary



Severity	Stage	Family	Tag	Open
error	SETUP	CLKPROP	<a href="#">SETUP_CLOCK_UNDECL</a>	41
error	SETUP	CLKPROP	<a href="#">SETUP_BBOXPIN_UNCONSTRAINED</a>	123
error	SYNC	DATAPATH	<a href="#">CDC_UNSYNC_DATA</a>	16
error	GLITCH	GLITCH	<a href="#">CDC_GLITCH_UNSYNC</a>	16
info	SETUP	CLKPROP	<a href="#">SETUP_DATA_CONSTANT</a>	3
info	SETUP	CLKPROP	<a href="#">SETUP_BBOXPIN_CONSTRAINED</a>	41
info	SETUP	CLKPROP	<a href="#">SETUP_CLOCK_PROPAGATED</a>	2
info	SETUP	RESET	<a href="#">SETUP_RESET_CONSTANT_INACTIVE</a>	3
info	SETUP	CLKPROP	<a href="#">SETUP_PORT_CONSTRAINED</a>	29
info	SETUP	CLKPROP	<a href="#">SETUP_PORT_IGNORED</a>	7
info	SETUP	SDC	<a href="#">SETUP_SDC_CMD_IGNORED</a>	1
info	SYNC	CTRLPATH	<a href="#">CDC_SYNC_CTRL</a>	3
info	SYNC	DATAPATH	<a href="#">CDC_SYNC_DATA</a>	44
info	SYNC	IGNOREPATH	<a href="#">CDC_IGNOREPATH_QUASI_STATIC</a>	114
info	GLITCH	GLITCH	<a href="#">CDC_GLITCH_DATA</a>	6
<b>Total:</b>	<b>449</b>			<b>449</b>

Stage Order Summary     Severity Order Summary

Severity	Stage	Family	Tag	Open	Waived	Compressed
info	SETUP	CLKPROP	<a href="#">SETUP_DATA_CONSTANT</a>	3	0	0
info	SETUP	CLKPROP	<a href="#">SETUP_CLOCK_PROPAGATED</a>	2	0	0
info	SETUP	RESET	<a href="#">SETUP_RESET_CONSTANT_INACTIVE</a>	3	0	0
info	SETUP	CLKPROP	<a href="#">SETUP_PORT_CONSTRAINED</a>	29	0	0
info	SETUP	CLKPROP	<a href="#">SETUP_PORT_IGNORED</a>	7	0	0
info	SETUP	SDC	<a href="#">SETUP_SDC_CMD_IGNORED</a>	1	0	0
info	SYNC	CTRLPATH	<a href="#">CDC_SYNC_CTRL</a>	3	0	0
info	SYNC	DATAPATH	<a href="#">CDC_SYNC_DATA</a>	755	0	0
info	SYNC	IGNOREPATH	<a href="#">CDC_IGNOREPATH_QUASI_STATIC</a>	1212	0	0
info	GLITCH	GLITCH	<a href="#">CDC_GLITCH_DATA</a>	246	0	0
warning	INTEGRITY	CLKPROP	<a href="#">INTEGRITY_CLOCKRESET_OUTPUT_RACE</a>	2	0	0
warning	INTEGRITY	CLKPROP	<a href="#">INTEGRITY_RESET_UNEXPECTED_CELLS</a>	6	0	0
warning	CONV	NOCONV	<a href="#">CDC_COHERENCY_VECTOR_DIFF_SYNC</a>	25	0	0
<b>Total:</b>	<b>2294</b>			<b>2294</b>	<b>0</b>	<b>0</b>




# CDC Data Crossing Analysis – RTL & SUS



# CDC Data Crossing Analysis – SUS & SAS



CDC\_SYNC\_DATA





CDC\_UNSYNC\_DATA






# Analysis of Glitches Caused by Unsynchronized Signal Crossing – RTL & SUS







# Analysis of Glitches Caused by Unsynchronized Signal Crossing – RTL & SUS



CDC\_GLITCH\_DATA



CDC\_GLITCH\_UNSYNC




A graphic element on a teal background. It features a purple square icon with a white grid pattern on the left. To its right is a white-bordered horizontal bar containing the word 'Results' in purple and the number '5' in a large, light blue font.

# Results



### Static Aware Vs. Unaware Synthesis QoR



1

## Critical Path Slack

Remained same between SAS and SUS



A white icon of a presentation screen with a pie chart and a cursor, set against a teal background with a 3D effect.

# Conclusion

6



## Conclusion

- 1 **Reduction** in CDC errors & demonstrating its effectiveness in **mitigating CDC complexities**
- 2 Significant **time savings** & **efficiency** gains by integrating CDC analysis into the synthesis process, **reducing manual debugging** and correction time
- 3 Enhanced **data integrity** across clock domains with SAS, ensuring **reliable** circuit performance even in complex designs with multiple clock domains
- 4 **Faster TTM** and superior alternative to traditional synthesis methods, with SAS streamlining development cycles and improving design quality

“**SAS** has been evaluated in this paper. Gave constructive feedbacks to **Synopsys**. Could significantly benefit the industry as a whole”

***THANK YOU***

***YOUR  
INNOVATION  
YOUR  
COMMUNITY***