# INTERNATIONAL STANDARD



First edition 2018-12

## Road vehicles — Functional safety —

Part 11: Guidelines on application of ISO 26262 to semiconductors

Véhicules routiers — Sécurité fonctionnelle —

Partie 11: Lignes directrices sur l'application de l'ISO 26262 aux semiconducteurs



Reference number ISO 26262-11:2018(E)



## **COPYRIGHT PROTECTED DOCUMENT**

#### © ISO 2018

All rights reserved. Unless otherwise specified, or required in the context of its implementation, no part of this publication may be reproduced or utilized otherwise in any form or by any means, electronic or mechanical, including photocopying, or posting on the internet or an intranet, without prior written permission. Permission can be requested from either ISO at the address below or ISO's member body in the country of the requester.

ISO copyright office CP 401 • Ch. de Blandonnet 8 CH-1214 Vernier, Geneva Phone: +41 22 749 01 11 Fax: +41 22 749 09 47 Email: copyright@iso.org Website: www.iso.org

Published in Switzerland



## Contents

Page

Fore	word		v							
Intro	oductio	1	vi							
1	Scope	9								
2	Norm	ative references								
3	Term	s and definitions								
4	A semiconductor component and its partitioning									
_	4.1	How to consider semiconductor components	2							
		4.1.1 Semiconductor component development	2							
	4.2	Dividing a semiconductor component in parts	2							
	4.3	About hardware faults, errors and failure modes								
		4.3.1 Fault models	3							
		4.3.2 Failure modes	4							
		4.3.3 The distribution of base failure rate across failure modes.								
	4.4	About adapting a semiconductor component safety analysis to system level	5							
	4.5	Intellectual Property (IP)	6							
		4.5.1 ADOUT IP								
		4.5.2 Category and safety requirements for in								
		4.5.4 Work products for IP								
		4.5.5 Integration of black-box IP								
	4.6	Base failure rate for semiconductors	15							
	110	4.6.1 General notes on base failure rate estimation	15							
		4.6.2 Permanent base failure rate calculation methods								
	4.7	Semiconductor dependent failure analysis								
		4.7.1 Introduction to DFA								
		4.7.2 Relationship between DFA and safety analysis								
		4.7.3 Dependent failure scenarios								
		4.7.4 Distinction between cascading failures and common cause failures	45							
		4.7.5 Dependent failure initiators and mitigation measures	45							
		4.7.6 DFA workflow								
		4.7.7 Examples of dependent failures analysis								
	4.0	4.7.8 Dependent failures between software element and hardware element								
	4.8	Fault injection								
		4.8.1 General								
		4.0.2 Characteristics of variables of fault injection								
	1.9	Production and Operation								
	4.9	491 About Production								
		4.9.2 Production Work Products	58							
		4.9.3 About service (maintenance and repair), and decommissioning	58							
	4.10	Interfaces within distributed developments								
	4.11	Confirmation measures								
	4.12	Clarification on hardware integration and verification								
5	Snaci	fic semiconductor technologies and use cases	60							
5	5 1	Digital components and memories	60							
	511	5.1.1 About digital components								
		5.1.2 Fault models of non-memory digital components								
		5.1.3 Detailed fault models of memories								
		5.1.4 Failure modes of digital components								
		5.1.5 Example of failure mode definitions for common digital blocks								
		5.1.6 Qualitative and quantitative analysis of digital component								
		5.1.7 Notes on quantitative analysis of digital components	67							

		5.1.8	Example of quantitative analysis	69
		5.1.9	Example of techniques or measures to detect or avoid systematic failures	
			during design of a digital component	70
		5.1.10	Verification using fault injection simulation	74
		5.1.11	Example of safety documentation for a digital component	75
		5.1.12	Examples of safety mechanisms for digital components and memories	76
		5.1.13	Overview of techniques for digital components and memories	77
	5.2	Analogu	ie/mixed signal components	80
		5.2.1	About analogue and mixed signal components	80
		5.2.2	Analogue and mixed signal components and failure modes	82
		5.2.3	Notes about safety analysis	91
		5.2.4	Examples of safety mechanisms	94
		5.2.5	Avoidance of systematic faults during the development phase	97
		5.2.6	Example of safety documentation for an analogue/mixed-signal component.	100
	5.3	Program	nmable logic devices	101
		5.3.1	About programmable logic devices	101
		5.3.2	Failure modes of PLD	105
		5.3.3	Notes on safety analyses for PLDs	106
		5.3.4	Examples of safety mechanisms for PLD	112
		5.3.5	Avoidance of systematic faults for PLD	113
		5.3.6	Example of safety documentation for a PLD.	116
		5.3.7	Example of safety analysis for PLD	116
	5.4	Multi-co	pre components	116
		5.4.1	Types of multi-core components	116
		5.4.2	Implications of ISO 26262 series of standards for multi-core components	117
	5.5	Sensors	and transducers	119
		5.5.1	Terminology of sensors and transducers	119
		5.5.2	Sensors and transducers failure modes	120
		5.5.3	Safety analysis for sensors and transducers	125
		5.5.4	Examples of safety measures for sensors and transducers	126
		5.5.5	About avoidance of systematic faults for sensors and transducers.	130
		5.5.6	Example of safety documentation for sensors and transducers	131
Annex	A (info evalua	rmative) I <b>tion</b>	Example on how to use digital failure modes for diagnostic coverage	. 132
Annex	<b>B</b> (info	rmative)	Examples of dependent failure analysis	. 136
Annex	C (info	rmative)	Examples of quantitative analysis for a digital component	. 150
Annex	<b>D</b> (info	rmative]	) Examples of quantitative analysis for analogue component	155
Annex	E (info	rmative)	Examples of quantitative analysis for PLD component	. 169
Bibliog	graphy			. 175

## Foreword

ISO (the International Organization for Standardization) is a worldwide federation of national standards bodies (ISO member bodies). The work of preparing International Standards is normally carried out through ISO technical committees. Each member body interested in a subject for which a technical committee has been established has the right to be represented on that committee. International organizations, governmental and non-governmental, in liaison with ISO, also take part in the work. ISO collaborates closely with the International Electrotechnical Commission (IEC) on all matters of electrotechnical standardization.

The procedures used to develop this document and those intended for its further maintenance are described in the ISO/IEC Directives, Part 1. In particular, the different approval criteria needed for the different types of ISO documents should be noted. This document was drafted in accordance with the editorial rules of the ISO/IEC Directives, Part 2 (see <a href="https://www.iso.org/directives">www.iso.org/directives</a>).

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. ISO shall not be held responsible for identifying any or all such patent rights. Details of any patent rights identified during the development of the document will be in the Introduction and/or on the ISO list of patent declarations received (see <a href="https://www.iso.org/patents">www.iso.org/patents</a>).

Any trade name used in this document is information given for the convenience of users and does not constitute an endorsement.

For an explanation on the voluntary nature of standards, the meaning of ISO specific terms and expressions related to conformity assessment, as well as information about ISO's adherence to the World Trade Organization (WTO) principles in the Technical Barriers to Trade (TBT) see the following URL: <a href="http://www.iso.org/iso/foreword.html">www.iso.org/iso/foreword.html</a>.

This document was prepared by Technical Committee ISO/TC 22 Road vehicles Subcommittee SC 32 Electrical and electronic components and general system aspects.

Any feedback or questions on this document should be directed to the user's national standards body. A complete listing of these bodies can be found at <u>www.iso.org/members.html</u>.

A list of all parts in the ISO 26262 series can be found on the ISO website.

## Introduction

The ISO 26262 series of standards is the adaptation of IEC 61508 series of standards to address the sector specific needs of electrical and/or electronic (E/E) systems within road vehicles.

This adaptation applies to all activities during the safety lifecycle of safety-related systems comprised of electrical, electronic and software components.

Safety is one of the key issues in the development of road vehicles. Development and integration of automotive functionalities strengthen the need for functional safety and the need to provide evidence that functional safety objectives are satisfied.

With the trend of increasing technological complexity, software content and mechatronic implementation, there are increasing risks from systematic failures and random hardware failures, these being considered within the scope of functional safety. ISO 26262 series of standards includes guidance to mitigate these risks by providing appropriate requirements and processes.

To achieve functional safety, the ISO 26262 series of standards:

- a) provides a reference for the automotive safety lifecycle and supports the tailoring of the activities to be performed during the lifecycle phases, i.e., development, production, operation, service and decommissioning;
- b) provides an automotive-specific risk-based approach to determine integrity levels [Automotive Safety Integrity Levels (ASILs)];
- c) uses ASILs to specify which of the requirements of ISO 26262 are applicable to avoid unreasonable residual risk;
- d) provides requirements for functional safety management, design, implementation, verification, validation and confirmation measures; and
- e) provides requirements for relations between customers and suppliers.

The ISO 26262 series of standards is concerned with functional safety of E/E systems that is achieved through safety measures including safety mechanisms. It also provides a framework within which safety-related systems based on other technologies (e.g. mechanical, hydraulic and pneumatic) can be considered.

The achievement of functional safety is influenced by the development process (including such activities as requirements specification, design, implementation, integration, verification, validation and configuration), the production and service processes and the management processes.

Safety is intertwined with common function-oriented and quality-oriented activities and work products. The ISO 26262 series of standards addresses the safety-related aspects of these activities and work products.

<u>Figure 1</u> shows the overall structure of the ISO 26262 series of standards. The ISO 26262 series of standards is based upon a V-model as a reference process model for the different phases of product development. Within the figure:

- the shaded "V"s represent the interconnection among ISO 26262-3, ISO 26262-4, ISO 26262-5, ISO 26262-6 and ISO 26262-7;
- for motorcycles:
  - ISO 26262-12:2018, Clause 8 supports ISO 26262-3;
  - ISO 26262-12:2018, Clauses 9 and 10 support ISO 26262-4;
- the specific clauses are indicated in the following manner: "m-n", where "m" represents the number of the particular part and "n" indicates the number of the clause within that part.



EXAMPLE "2-6" represents ISO 26262-2:2018, Clause 6.

#### Figure 1 — Overview of the ISO 26262 series of standards

## Road vehicles — Functional safety —

## Part 11: Guidelines on application of ISO 26262 to semiconductors

## 1 Scope

This document is intended to be applied to safety-related systems that include one or more electrical and/or electronic (E/E) systems and that are installed in series production road vehicles, excluding mopeds. This document does not address unique E/E systems in special vehicles such as E/E systems designed for drivers with disabilities.

NOTE Other dedicated application-specific safety standards exist and can complement the ISO 26262 series of standards or vice versa.

Systems and their components released for production, or systems and their components already under development prior to the publication date of this document, are exempted from the scope of this edition. This document addresses alterations to existing systems and their components released for production prior to the publication of this document by tailoring the safety lifecycle depending on the alteration. This document addresses integration of existing systems not developed according to this document and systems developed according to this document by tailoring the safety lifecycle.

This document addresses possible hazards caused by malfunctioning behaviour of safety-related E/E systems, including interaction of these systems. It does not address hazards related to electric shock, fire, smoke, heat, radiation, toxicity, flammability, reactivity, corrosion, release of energy and similar hazards, unless directly caused by malfunctioning behaviour of safety-related E/E systems.

This document describes a framework for functional safety to assist the development of safetyrelated E/E systems. This framework is intended to be used to integrate functional safety activities into a company-specific development framework. Some requirements have a clear technical focus to implement functional safety into a product; others address the development process and can therefore be seen as process requirements in order to demonstrate the capability of an organization with respect to functional safety.

This document does not address the nominal performance of E/E systems.

This document has an informative character only. It contains possible interpretations of other parts of ISO 26262 with respect to semiconductor development. The content is not exhaustive with regard to possible interpretations, i.e., other interpretations can also be possible in order to fulfil the requirements defined in other parts of ISO 26262.

## 2 Normative references

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

ISO 26262-1, Road vehicles — Functional safety — Part 1: Vocabulary

## 3 Terms and definitions

For the purposes of this document, the terms, definitions and abbreviated terms given in ISO 26262-1 apply.

ISO and IEC maintain terminological databases for use in standardization at the following addresses:

- IEC Electropedia: available at http://www.electropedia.org/
- ISO Online browsing platform: available at <a href="https://www.iso.org/obp">https://www.iso.org/obp</a>

## 4 A semiconductor component and its partitioning

#### 4.1 How to consider semiconductor components

#### 4.1.1 Semiconductor component development

If a semiconductor component is developed as a part of an item development compliant with the ISO 26262 series of standards, it is developed based on hardware safety requirements derived from the top-level safety goals of the item, through the technical safety concept. Targets for diagnostic coverages for relevant failure modes to meet hardware architectural metrics and Probabilistic Metric for random Hardware Failures (PMHF) or Evaluation of Each Cause of safety goal violation (EEC) are allocated to the item: in this case, the semiconductor component is just one of the elements. As mentioned in the EXAMPLE of ISO 26262-5:2018 [66], 8.2, to facilitate distributed developments, target values can be assigned to the semiconductor component itself, by either deriving target values for the SPFM, LFM and PMHF at the item level or applying EEC to the HW part level. The safety analysis of a semiconductor component is performed based on the requirements and recommendations defined in ISO 26262-5:2018 [70], Clause 8.

NOTE If an element has not been developed in compliance with the ISO 26262 series of standards, the requirements in ISO 26262-8:2018 [69], Clause 13 can be considered.

The semiconductor component can be developed as a SEooC, as described in ISO 26262-10 [61]. In this case, the development is done based on assumptions on the conditions of the semiconductor component usage (Assumptions of Use or AoU, see 4.4), and then the assumptions are verified at the next higher level of integration considering the semiconductor component requirements derived from the safety goals of the item in which the semiconductor component is to be used.

The descriptions and methods in this part are provided assuming the semiconductor component is a SEooC, but the described methods (e.g. the method for failure rate computation of a semiconductor component) are still valid if the semiconductor component is not considered as an SEooC. When those methods are conducted considering the stand-alone semiconductor component, appropriate assumptions are made. Sub-clause <u>4.4</u> describes how to adapt and verify those methods and assumptions at the system or element level. At the stand-alone semiconductor component level, the requirements of ISO 26262-2 [63], ISO 26262-5, ISO 26262-6[67], ISO 26262-7[68], ISO 26262-8 and ISO 26262-9 (e.g. related to safety analyses, dependent failure analysis, verification, etc.) can be applied.

### 4.2 Dividing a semiconductor component in parts

As shown in Figure 2 and according to the definitions in ISO 26262-1:2018, 3.21, a semiconductor component can be divided into parts: the whole semiconductor hierarchy can be seen as a component, the second level of hierarchy (e.g. a CPU) as a part, the following levels of hierarchy (e.g. the CPU register bank) as subparts, till the elementary subparts (its internal registers and the related logic).

NOTE The level of detail (e.g. whether to stop at part level or go down to subpart or elementary subpart level) as also the definition of the elementary subpart (e.g. flip-flop, analogue transistor) can depend on the safety concept, the stage of the analysis and on the safety mechanisms used (inside the semiconductor component or at the system or element level).



Figure 2 — A semiconductor, its parts and subparts

#### 4.3 About hardware faults, errors and failure modes

Random hardware faults and failure modes of an integrated circuit are linked together as shown in Figure 3 below.

NOTE 1 The failure mode can be abstract or tailored to a specific implementation, e.g. related to a pin of a component, part or subpart.

In general, failure modes are described in this document as functional failure modes. Further characterisation of failure modes are possible.

EXAMPLE An example of failure modes for digital circuits is given in <u>Annex A</u>.

Faults and errors described in this document are related to the physical implementation of a given semiconductor component.

NOTE 2 The terms fault, error, and failure are used according to the ISO 26262-1 definitions, i.e. faults create errors which can lead to a failure. In many reliability modelling standards the terms fault and failure are used interchangeably.



Figure 3 — Relationship between hardware faults and failure modes

#### 4.3.1 Fault models

Fault models are an abstract representation of physical faults.

The failure mode distribution is correlated with the fault models illustrated in Figure 3.

EXAMPLE If a failure mode is caused X % by stuck-at faults and Y % by shorts, and if a safety mechanism only covers stuck-at faults with a coverage of Z %, then the claimed diagnostic coverage is  $X % \times Z %$ .

In the context of a semiconductor component, relevant fault models are identified based on the technology and circuit implementation.

NOTE 1 See <u>5.1.2</u> for further details on fault models for digital components and <u>5.1.3</u> for memories.

NOTE 2 Typically it is not possible to evaluate every possible physical fault individually due to the number of faults and required level of detail.

#### 4.3.2 Failure modes

A failure mode is described at a level of detail commensurate with the safety concept and the related safety mechanism.

EXAMPLE 1 In the case of a CPU with a hardware lock-step safety mechanism, the failure modes can be defined by looking at the CPU function as a whole.

EXAMPLE 2 In the case of a CPU with a structural software-based hardware test as safety mechanism, the failure modes for the CPU function are defined in more detail because the software test will cover different failure modes with different failure mode coverage.

EXAMPLE 3 Examples of different level of detail for digital failure modes are given in <u>Annex A</u>.

To define failure modes, keywords are used if applicable.

EXAMPLE 4 Examples of keywords are: wrong program flow execution, data corruption, accessing unintended locations, deadlock, livelock, incorrect instruction execution.

In special cases, failure modes closer to physical implementation could be more helpful.

EXAMPLE 5 Analogue failure mode (<u>Table 36</u>).

The association between the identified failure modes and circuit implementation fault models is supported by evidence ensuring any failure mode is allocated to a part/subpart of the component, and any relevant part/subpart has at least one failure mode.

NOTE The goal is to ensure that there are no gaps between circuit implementation and the listed failure modes.

#### 4.3.3 The distribution of base failure rate across failure modes

The base failure rate (see <u>4.6</u>) is distributed across failure modes. The accuracy of that distribution is aligned with the level of detail of the analysis and the consideration of the relevant safety mechanisms available.

EXAMPLE 1 In the case of a CPU with a hardware lock-step safety mechanism, it is not necessary to have a detailed distribution of CPU failure modes.

EXAMPLE 2 In the case of a CPU with a structural software-based hardware test, the distribution is defined in more detail because in this way it will be possible to estimate with enough accuracy the diagnostic coverage of failure modes.

In case there is no data available to compute the distribution with the required accuracy, the failure rate is distributed uniformly across the failure modes or an expert judgment is provided with related arguments.

NOTE A sensitivity analysis to the distribution is done to evaluate the impact on the diagnostic coverage and quantitative safety analysis results.

#### 4.4 About adapting a semiconductor component safety analysis to system level

The adaptation of the semiconductor component safety analysis to system level is done by:

 transforming the detailed failure modes of a semiconductor component into the high-level failure modes needed during the analysis at system level, as shown in <u>Figure 4</u>;

•
$\sum$
c
ī

#### Figure 4 — Example of bottom-up approach to derive system level failure modes

NOTE 1 By combining top-down (e.g. FTA) and bottom-up methods (e.g. FMEA), it can be possible to identify the detailed semiconductor component failure modes and combine them up to the component level.

NOTE 2 Starting from a low level of abstraction allows a quantitative and precise failure distribution for a semiconductor component that otherwise is based on qualitative distribution assumptions.

NOTE 3 As discussed in 4.2, the necessary level of detail can depend on the stage of the analysis and on the safety mechanisms used.

 the diagnostic coverage computed at part or subpart level could be improved by measures at the part, component level or system or item level; or

EXAMPLE 1 A semiconductor component includes an ADC with no safety mechanisms implemented in hardware. At the component stand-alone level, the diagnostic coverage was considered zero. At system level, the ADC is included in a closed-loop, and its faults are detected by a software-based consistency check. In this context, the diagnostic coverage of that subpart is increased due to the safety mechanism implemented at system-level.

 the diagnostic coverage computed at part or subpart level could have been calculated under certain specific assumptions ("Assumptions of Use" or AoU).

NOTE 4 At system level different safety mechanisms or failure masking can be present. This can be taken into consideration in safety analysis when a justification is possible.

EXAMPLE 2 A semiconductor component includes a memory in which each single-error is corrected and signalled by the ECC to the CPU. At the component stand-alone level, it was assumed that a software driver is implemented to handle this event. At system level, for performance reasons, this software driver is not implemented, and therefore the assumption is not fulfilled. The semiconductor component is programmed to send the error correction flag directly to the outside world.

## 4.5 Intellectual Property (IP)

#### 4.5.1 About IP

#### 4.5.1.1 Understanding IP

In this sub-clause, IP refers to a reusable unit of logical design or physical design intended to be integrated into a design as a part or a component. The term "IP integrator" is used in reference to the organization responsible for integrating IP designs from one or more sources into a design with safety requirements. The term "IP supplier" is used in reference to the organization responsible for designing or developing the IP. The IP integrator and the IP supplier can be separate parties as well as the same company or different organisations in the same company.

Based on the requirements in ISO 26262 series of standards, four possible approaches are identified for IP based designs. These approaches are shown in Figure 5. The IP integrator typically chooses the approach based on consideration of the information provided from the IP supplier as well as the maturity of the IP.

EXAMPLE If no supporting information is available from the IP supplier, possible approaches can be limited to the "proven in use" argument, if applicable. If the proven in use argument is not applicable, then the role of the IP in the safety architecture is treated differently, e.g. using diverse redundancy to reduce risk of systematic and random hardware failures.



Figure 5 — Possible approaches for using IP in safety-related designs

The IP can be an existing design with a predefined set of features. In this case the IP integrator has the responsibility of identifying the set of features which are required to support the safety concept of the design. IP can also be designed based on an agreed set of safety requirements. In this case the IP integrator identifies the requirements for the IP which are necessary to support the safety concept of the design.

NOTE 1 The guidance in this sub-clause can be applied to newly developed IP, modified IP, and existing unmodified IP.

NOTE 2 A common approach is to assume the possible target usage as defined in ISO 26262-2:2018, 6.4.5.7. This option is described as SEooC in ISO 26262-10 [61]. Development of an SEooC relies on identification of assumed use cases and safety requirements which are verified by the IP integrator.

### 4.5.1.2 Types of IP

Commonly used IP types are listed in <u>Table 1</u>. This is not an exhaustive list covering the possible IP types. This document considers both the physical and the model representation types of IP as applied to semiconductor designs.

IP type	Description
Physical representation	A complete chip layout description, containing instantiations of standard cells for a specific cell library or analogue cells for a target manufacturing process.
	EXAMPLE ADC macro, PLL macro.
Model representation	A description of a design in terms of a hardware description language (HDL) such as Verilog or VHDL, or analogue transistor level circuit schematic.
	A logic design in model representation is synthesized into a list of gates con- sisting of basic cells, followed by placement and routing to achieve a semicon- ductor design.
	Analogue circuit schematic components, such as transistors, diodes, resistors, and capacitors, are mapped into target technology library components, followed by placement and routing to achieve a semiconductor design.
	EXAMPLE Processor or memory controller design exchanged without mapping to a particular technology, operational amplifier transistor level schematic.
NOTE 1 Physical representati	ion IPs are also known as "hard IPs".

#### Table 1 — Types of IP

NOTE 2 Model representation IPs are also known as "soft IPs".

NOTE 3 This classification is applicable to generic IP design including digital, analogue, mixed signal, PLD, Sensors and Transducers.

NOTE 1 IP in the form of logic design can also be configurable. In this case, the configuration options are specified by the IP integrator.

EXAMPLE 1 Configuration options to define interface bus width, memory size, and presence of fault detection mechanisms.

NOTE 2 IP can also be generated with dedicated tools (memory compilers, C to HDL compilers, network-on-chip generators). In this case:

- confidence in software tools can be demonstrated using the methods described in ISO 26262-8:2018, Clause 11, tailored based on the amount of verification performed on the generated IP;
- the necessary verification activities to guarantee the correctness of the generated IP are performed by the IP integrator or IP supplier as applicable (e.g. agreement in DIA);
- the necessary work products, as listed in following clauses, are made available; and
- the IP integrator verifies the correct integration of the IP in its context.

#### 4.5.2 Category and safety requirements for IP

In general, two categories of IP can be determined based on the allocation of safety requirements: IP with no allocated safety requirements, and IP with one or more allocated safety requirements. When the IP has no allocated safety requirements, no additional considerations are required for ISO 26262 series of standards unless identified during the safety analysis. In the case of coexistence of non-safety-related IPs with safety-related elements, dependent failure(s) analysis is used to evaluate freedom from interference. For dependent failure analysis guidance, see ISO 26262-9:2018, Clause 7 together with the additional guidance in <u>4.7</u> of this document.

If one or more safety requirements are allocated to the IP, the requirements of ISO 26262 series of standards are applicable. In particular requirements of ISO 26262-2, ISO 26262-4 [65], ISO 26262-5, ISO 26262-8, and ISO 26262-9 are often tailored to apply to IP designs. The following text gives guidance for IP with allocated safety requirements, and how to consider these requirements for IP with and without integrated safety mechanisms.

Safety-related IPs can be further classified based on the integration of safety mechanisms. Two possible cases are illustrated in Figure 6, with subfigure (a) illustrating IP which has integrated safety mechanisms, and subfigure (b) illustrating IP which has no integrated safety mechanisms.



Figure 6 — Types of IP with allocated safety requirements

NOTE 1 IP safety mechanisms can be included for detection of failure modes of the IP, as well as failure modes external to the IP.

NOTE 2 Safety mechanisms implemented in the IP can provide full or partial diagnostic coverage of a defined set of failure modes. It is also possible that only failure mode detection is performed by the IP, with failure mode control being provided by components external to the IP.

The IP provider is responsible for providing the usage assumptions made during IP development in order to allow the IP integrator to check consistency with safety requirements.

The hardware features of the IP can be initially developed targeting its integration into a safety-related hardware environment, by providing safety mechanisms based on assumed safety requirements that aim at controlling given failure modes. In this case the requirements of ISO 26262-2, ISO 26262-4, ISO 26262-5, ISO 26262-6 (in the case of software based safety mechanisms to cover hardware failures), ISO 26262-8, and ISO 26262-9, whenever applicable, can be used for the design of the safety mechanisms during the development of the IP.

EXAMPLE 1 Bus "fabric" with built-in bus supervisors including fault detection and notification logic (e.g. interrupt signals).

EXAMPLE 2 Voltage regulator with monitoring (under-voltage and over-voltage detection), protection (current limit or thermal protection) and self-diagnostics (monitoring and protection circuit built-in self-tests).

Alternatively the IP can be developed with no assumed safety requirements or specific safety mechanisms to detect and control faults.

EXAMPLE 3 Bus "fabric" without built-in bus supervisors or error reporting logic.

EXAMPLE 4 Voltage regulator without monitoring, protection or built-in monitoring or protection circuit diagnostics.

Safety analyses defined in ISO 26262-9:2018, Clause 8 can be applied to the IP. A qualitative safety analysis, and in some cases a quantitative analysis, can be provided to the IP integrator to justify the capabilities of the safety mechanisms to control given failure modes or to provide information on failure

modes and related failure mode distribution. Similarly a dependent failure analysis can be provided to demonstrate required independence or freedom from interference.

NOTE 3 The IP supplier includes example information concerning failure mode distribution in the safety analysis results, based on specific implementation assumptions. Documentation related to safety mechanisms can be provided with other safety-related documentation for the IP. This information can also be combined into a single safety manual or safety application note as described in <u>5.1.11</u> (for digital components), <u>5.2.6</u> (for analogue or mixed signal components), <u>5.3.6</u> (for PLD) and <u>5.5.6</u> (for sensors/transducers).

NOTE 4 The base failure rate depends on the actual implementation, including the technology, of the IP into the integrated circuit and the use condition of the integrated circuit, as described in <u>4.6</u>. So the base failure rate can only be provided as a reference to the IP integrator who is responsible for recalculating the failure rate according to the actual use case.

NOTE 5 This information can be included within existing documentation (e.g. integration guidelines, technical reference documents, application notes).

The IP integrator can request additional information from the IP supplier in implementing safety requirements. The IP supplier can support the request by providing information concerning measures used to avoid systematic faults, as well as safety analysis results. Safety analysis results can be used to support the evaluation of hardware metrics for the integrated IP, as well as to demonstrate freedom from interference and independence.

Since the IP will be integrated into a safety-related design, consideration of coexistence is important to ensure that the integrated IP cannot have an adverse impact on other safety-related functions. In order to claim freedom from interference, dependent failure analysis as described in ISO 26262-9:2018, Clause 6 and ISO 26262-9:2018, Clause 7 can be used, together with the additional guidance in <u>4.7</u> of this document.

If the IP integrator determines that the fulfilment of safety requirements is not possible with the supplied IP, a change request to the supplier can be raised as described in ISO 26262-8:2018, 5.4.4 and, in cases where the IP is an SEooC, ISO 26262-10 [61]. Alternatively, other measures by the IP integrator to comply with safety requirements can be applied, such as additional safety mechanisms at integration level. Safety mechanisms can be implemented in hardware, software, or a combination of both. If evidence of a compliant development is missing, ISO 26262-8:2018, Clause 13 and ISO 26262-8:2018, Clause 14, can provide alternative means to argue compliance.

The IP integrator is responsible for each integration and associated verification and testing activities related to the allocated safety requirements and safety mechanisms, as applicable.

NOTE 6 The IP supplier is responsible for ensuring that the delivery complies with the specified properties and for avoidance of systematic faults in the generated IP. Moreover the IP supplier provides supporting information to allow the IP integrator to conduct integration activities.

### 4.5.3 IP lifecycle

#### 4.5.3.1 Introduction

Avoidance and detection of systematic faults during the IP lifecycle are required to ensure that the resulting design is suitable for use in applications with one or more allocated safety requirements. Requirements for avoidance and detection of systematic faults are provided in ISO 26262-5:2018, Clause 7, in the context of hardware design. In this document, <u>5.1.9</u> (for digital components), <u>5.2.5</u> (for analogue or mixed-signal components), <u>5.3.5.3</u> (for PLD) and <u>5.5.5</u> (for Sensors and Transducers) provide further guidance. This guidance can be used to determine the general methods that can be used during IP development to avoid and detect systematic faults.

For IP which exhibits programmable behaviour, ISO 26262-4:2018, 6.4.6.5 can be considered as well as the guidelines described in <u>5.3</u>.

The IP integrator is responsible for integrating the supplied IP. For the integration activities the assumptions of use and integration guidelines described for the IP are considered. The impact of

## ISO 26262-11:2018(E)

assumptions of use which cannot be fulfilled by, or which are invalid for, the design into which the IP is being integrated is analysed and considered with change management conducted as described in ISO 26262-8:2018, Clause 8. Figure 7 provides an example lifecycle based on SEooC development, as already provided in ISO 26262-10 [61].



Figure 7 — IP lifecycle when IP is treated as SEooC

NOTE 1 The references shown in <u>Figure 7</u> are related to the ISO 26262 series of standards.

NOTE 2 In Figure 7, ISO 26262-5:2018, Clause 10 is only partially the responsibility of the IP supplier because a number of the related requirements are not applicable to IP suppliers, such as ESD tests.

The DIA can define work products (as listed in <u>4.5.4</u>) to be provided by the IP supplier to support the IP integrator in IP integration activities.

#### 4.5.3.2 IP as SEooC

When developing an SEooC IP, applicable safety activities are tailored as described in ISO 26262-2:2018, 6.4.5.7. Such tailoring for the SEooC development does not imply that any step of the safety lifecycle can be omitted. In cases where certain steps are deferred during the SEooC development, they can be completed during the item development.

In cases where a mismatch exists between the SEooC ASIL capability (see ISO 26262-1:2018, 3.2) and the ASIL requirements specified by the IP integrator, the IP integrator can implement additional safety mechanisms external to the IP. Additional safety measures for systematic failure avoidance are also considered. It is possible to use ASIL decomposition as defined in ISO 26262-9:2018, Clause 5, provided that it can be shown that there are redundant and independent requirements, and the methods for systematic failure avoidance and control for the integrated IP are taken into account.

An SEooC is developed based on assumptions of the intended functionality and use context which includes external interfaces. These assumptions are set up in a way that addresses a superset of components into which the SEooC can be integrated, so that the SEooC can be used later in multiple different designs. The validity of these assumptions is established in the context of the actual component integrating the SEooC. In that context, IP developed as an SEooC can often be configured to target a number of different designs. Configuration can be done before synthesis, after synthesis, or by fuse, laser cut, flash, or any other programming. In that case, the IP supplier provides information on the IP configurations which have been covered by testing and verification activities.

EXAMPLE Configuration options to determine bus width for interconnects, internal cache memory sizes, number of interrupts, memory maps.

NOTE 1 IP configuration differs from configuration data for software: therefore ISO 26262-6:2018, Annex C is not directly applicable to IPs.

NOTE 2 The IP integrator performs the necessary verification activities to guarantee the correctness of the generated IP; the necessary work products, as listed in following clauses, are made available; and the IP integrator verifies the correct integration of the IP in its context.

#### 4.5.3.3 IP designed in context

When developing IP in context, the IP supplier tailors the safety activities as described in ISO 26262-2:2018, 6.4.5.1. For in context designs, the IP supplier can develop the IP with knowledge of the safety requirements.

EXAMPLE An analogue component designed in context of a specific safety requirement at the system level.

#### 4.5.3.4 IP use through evaluation of hardware element

In cases where no SEooC or in-context information is available for the IP, evaluation of hardware elements as described in ISO 26262-8:2018, Clause 13 can be used to increase confidence in the IP. Activities foreseen for the evaluation of hardware elements can be applied to IP without pre-existing supporting information available (as described in 4.5.5).

#### 4.5.3.5 IP use through the "proven in use" argument

If the evidence for systematic faults avoidance is not available, the "proven in use" argument as described in ISO 26262-8:2018, Clause 14 can provide a means for the IP integrator to demonstrate compliance with ISO 26262.

The conditions surrounding the validity of the "proven in use" argument can be restricting. Ensuring that an effective field monitoring program described in ISO 26262-8:2018, 14.4.5.3 is in place can be challenging due to the typically limited field feedback from designs incorporating IP or due to differences in IP configuration.

#### 4.5.4 Work products for IP

#### 4.5.4.1 List of work products for IP

Example work products are described in 5.1.11 (for digital components), 5.2.6 (for analogue or mixed signal components), 5.3.6 (for PLD) and 5.5.6 (for Sensors and Transducers). The following gives guidance on contents of work products which can be provided for IP designs in general.

NOTE The DIA (see ISO 26262-8:2018, Clause 5) can be used to specify which documents are made available to the IP integrator and what level of detail is included.

#### 4.5.4.2 Safety plan

For IP with one or more allocated safety requirements, the safety plan is developed based on the requirements in ISO 26262-2:2018, 6.4.6. A single plan or multiple related plans can be used. Detailed

plans are included for applicable supporting processes as described in ISO 26262-8, covering configuration management, change management, impact analysis and change requests, verification, documentation management and software tool qualification.

#### 4.5.4.3 Safety requirements allocated to the IP design

The hardware safety requirements can be allocated to the IP design as defined in ISO 26262-5:2018, Clause 6.

EXAMPLE The requirement for a safety mechanism in the IP is described, allowing the requirement to be verified at an appropriate level of integration. The integration and test specifications can be linked to requirements defined in the technical safety concept.

#### 4.5.4.4 Hardware design verification and verification review of the IP design

Defining criteria for design verification, in particular for environmental conditions (vibration, EMI, etc.), for an IP design which is provided in the form of logic design is not typically possible since the physical characteristics are highly dependent on the physical implementation of the design by the IP integrator.

NOTE For IP provided as a digital logical design, hardware design verification can be done using the techniques listed in <u>5.1.9</u>.

A verification report includes results of the activities used to verify the IP design. Verification can be done as described in ISO 26262-8:2018, Clause 9, including planning, execution and evaluation of verification activities.

#### 4.5.4.5 Safety analysis report

The requirements for safety analysis in ISO 26262-9:2018, Clause 8 are applicable for IP designs. The selection of appropriate safety analysis methods is based on ISO 26262-5:2018, Table 2.

For qualitative analysis, the supplier provides the identified failure modes of the IP in order to support its integration.

For quantitative analysis, the data included supports the evaluation of hardware architectural metrics and evaluation of safety goal violations due to random hardware faults, as specified in ISO 26262-9:2018, 8.4.10.

EXAMPLE Data includes estimated failure rate and failure mode distribution information.

NOTE 1 For IP provided as logical design, such as Register Transfer Level (RTL), quantitative analysis relies on assumptions about failure rates and failure mode distributions, and can therefore not be representative of actual physical designs. The IP integrator verifies the assumptions and quantitative safety analysis results for the specific implementation.

NOTE 2 In estimating the metrics, safety mechanisms embedded in the IP and their expected failure mode coverage (at a level that is applicable to the given IP) can be considered.

In the case of configurable IP, the safety analyses can include information about the impact of configuration options on the failure modes distribution.

NOTE 3 An analysis of the impact of configuration options on the implementation and diagnostic coverage of safety mechanisms is performed.

Additional safety mechanisms realized by a combination of features internal and external to the IP, as well as safety mechanisms implemented outside the IP can be defined. These additional safety mechanisms can rely on assumptions of use for the SEooC design, which can be validated at the appropriate level as described in ISO 26262-2:2018, 6.4.5.7.

#### 4.5.4.6 Analysis of dependent failures

Dependent failure analysis for IP can be performed as described in ISO 26262-9:2018, Clause 7. Additional guidance on how to apply dependent failure analysis for semiconductor devices is included in 4.7 of this document.

#### 4.5.4.7 Confirmation measures

Results from conducted confirmation measures include evidence and arguments related to the IP development process and about avoidance of systematic faults. Confirmation measures are described in ISO 26262-2:2018, Table 1. For semiconductor IP typical confirmation measure reports include:

- confirmation review of the safety plan;
- confirmation review of the safety analyses;
- confirmation review of the completeness of the safety case; and
- functional safety audit and assessment reports.

Examples of techniques applicable to IP development activities for systematic fault avoidance are included in <u>5.1.9</u> (for digital components), <u>5.2.5</u> (for analogue or mixed-signal components), <u>5.3.5.3</u> (for PLD) and <u>5.5.5</u> (for Sensors and Transducers).

#### 4.5.4.8 Development interface agreement

The requirements for distributed development in ISO 26262-8:2018, Clause 5 are applicable to IP designs. The DIA defines the exchanged work products for IP designs, and the roles and responsibilities for safety between the IP supplier and the IP integrator.

#### 4.5.4.9 Integration documentation set

An integration documentation set can include a safety manual or safety application note for IP developed as an SEooC. The integration documentation set can also include the following information:

- description of the tailoring of the lifecycle for the IP development;
- assumptions of use for the IP, including for example:
  - assumed safe states of the IP;
  - assumptions on maximum fault handling time interval and Multiple Point Fault Detection Interval (MPFDI), as applicable;
  - assumptions on the integration environment for the IP, including interfaces; and
  - recommended IP configurations.
- description of the safety architecture, including:
  - fault detection and control mechanisms;
  - fault reporting capabilities;
  - self-test capabilities and additional requirements for self-testing for potential latent faults, if applicable;
  - fault recovery mechanisms, if applicable; and

- impact of configuration parameters on the above items if applicable.
- hardware-software interfaces required to support the IP safety mechanisms, and to control failures after detection;
- specification of software-based test routines to detect faults of the IP component, if applicable. This could also be provided as source code or binary library;
- description of safety analysis results for the IP; and
- description of confirmation measures used for the IP.

It is possible for the IP integrator to formally identify each hardware feature related to the safety mechanisms so that a mapping with hardware safety requirements at the level of the IP integrator can be done, and the integration verification and validation activities that are the responsibility of the IP integrator can be identified.

NOTE 1 The IP safety mechanism requirements are specified in a way which allows them to be traceable to IP integrator's requirements.

NOTE 2 For IP with no specific features for fault detection, providing the assumptions of use can be sufficient to comply with the IP integrator's requirements.

For IP developed in-context, similar documentation is typically provided.

NOTE 3 For in-context IP, assumptions of use are not required, as the IP is designed with full context information in place.

#### **4.5.4.10** Applicability of work products to IP categories

The applicability of the work products described in 4.5.4.1 to 4.5.4.9 depends on the classification of the IP as described in 4.5.2. For intellectual properties without integrated safety mechanisms:

- the safety analysis report is limited to the failure modes distribution of the IP. There is no estimation
  of the hardware metrics because there are no integrated safety mechanisms. The failure mode
  distribution is needed to enable the IP integrator to perform safety analyses at the integration level;
- the integration documentation set (not a specific work product but rather a collection of information as described in <u>4.5.4.9</u>) is limited to the description of the assumptions on the integration environment for the IP, including interfaces;
- it does not typically include the analysis of dependent failures.

#### 4.5.5 Integration of black-box IP

In some developments the IP integrator can encounter a situation where it is necessary to integrate an IP of which the contents are not fully disclosed. The IP to be integrated is a "black box" from the perspective of the IP integrator.

EXAMPLE 1 IP integrator's customer requires use of their proprietary logic, such as a specific communications interface, timer peripheral, or similar logic.

EXAMPLE 2 IP integrator is asked to integrate logic from a competitor, in order to facilitate a multi-source supply agreement.

Black box IP can be integrated in many forms, including but not limited to:

- pre-hardened, or handed off as a gate level layout or transistor level;
- as encrypted netlist, which cannot be meaningfully parsed except by trusted tools; and
- as obfuscated RTL source (where meaningful variable names are replaced with randomized character strings and any explanatory comments are removed).

NOTE 1 A black box integration approach can also be applied to cases in which no information is available from the IP supplier.

When black box IP is integrated, the division of responsibility between IP supplier, IP integrator and the IP integrator's customer can be defined through a development interface agreement as described in ISO 26262-8:2018, Clause 5.

EXAMPLE 3 In cases where the IP integrator is required to use black box IP, for example because of a requirement from their customer, the DIA can specify that it is the customer responsibility to evaluate and accept the suitability for the use of the black box IP in a safety-related context.

The development interface agreement can also include details about the tailoring of the safety activities as described in ISO 26262-2:2018, 6.4.5.7 and the exchange of documentation across the supply chain.

EXAMPLE 4 A development interface agreement can specify that integration details are provided by the IP supplier in the form of an integration guide which also contains a set of validation tests. These tests can be used to confirm proper integration.

Unless the IP has been developed specifically targeting the automotive market, it is possible that specific evidence is not available. In this case the responsibility for the acceptance of available evidence can be defined in the development interface agreement.

EXAMPLE 5 IP developed according to other functional safety standards such as IEC 61508:2010 [14].

NOTE 2 In this case information on the development lifecycle and associated processes used to develop the IP can be used to perform a gap analysis to evaluate the suitability of the IP for use in the context of ISO 26262 series of standards.

The IP integrator does not always have enough data to evaluate the base failure rate of a black box IP. Since this can affect the results of quantitative analysis, the development interface agreement can specify the responsibilities between the IP supplier, IP integrator and the IP integrator's customer for the estimation of the base failure rate. The responsibilities for safety analysis of the black box IP can be defined in a similar way.

NOTE 3 The integration of black box IP into a hardware development has parallels in software development, such as the case in which a developer integrates unit software from a third-party supplier as compiled object code. As such, the integrator of black box IP into a hardware development can find methods and techniques in 5.1.9.1 including the link with applicable tables of ISO 26262-6.

In cases where the black box IP requires safety mechanisms, the IP integrator could not have enough information to implement the safety mechanism outside of the IP. The development interface agreement specifies requirements for such safety mechanism in these cases.

### 4.6 Base failure rate for semiconductors

#### 4.6.1 General notes on base failure rate estimation

#### 4.6.1.1 Introduction

The scope of this sub-clause is to give clarifications, guidelines and examples on how to calculate and use the base (or raw) failure rate. Base failure rate is a primary input for calculation of the quantitative safety analyses and metrics according to ISO 26262-5.

NOTE Quantitative safety analysis in ISO 26262-5 focuses on random hardware failures and excludes systematic failures. Therefore the base failure rate used in the context of ISO 26262 series of standards focuses on random hardware failures only. See also <u>4.6.1.3</u>.

Each technique available for base failure rate estimation makes assumptions about the failure mechanisms to be considered. Differences in results obtained from different base failure rate estimation techniques are often due to a lack of consideration for the same set of failure mechanisms. Results from

the use of different techniques applied to the same component are unlikely to be comparable without harmonization on a common set of failure mechanisms.

EXAMPLE 1 Harmonization can be done, for instance, by considering the same failure mechanisms and the same source of stresses.

Failure mechanisms for semiconductors are dependent on circuitry type, implementation technology, and environmental factors. As semiconductor technology is rapidly evolving, it is difficult for published recognized industry sources for failure rates to keep pace with the state of the art, particularly for deep submicron process technologies. Because of this, it is helpful to consider the publications of industry groups such as JEDEC (Joint Electron Device Engineering Council), International Roadmap for Devices and Systems (IRDS), and the SEMATECH/ISMI Reliability Council to get a broad view of semiconductor state of the art.

EXAMPLE 2 JEDEC publishes several documents which can be helpful in providing references to understand specific failure mechanisms and estimate failure rates:

- Reference [16] summarises many different well understood and industry accepted failure mechanisms for silicon and packaging; it can also be used to provide a physics of failure mode for estimation of failure rates for the identified failure mechanisms;
- Reference [53] provides guidance on developing a reliability evaluation methodology based on an application-specific use model (mission profile); and
- Reference [17] summarises a number of transient fault mechanisms related to exposure to naturally
  occurring radiation sources and provides guidance on how to experimentally derive failure rates for
  susceptibility to soft error.

#### 4.6.1.2 Quantitative target values and reliability prediction

Quantitative target values for the maximum probability of the violation of each safety goal at item level due to random hardware failures (PMHF) are sometimes misunderstood as inputs for reliability prediction. As stated in ISO 26262-5:2018, 9.4.2.2, NOTE 1, these quantitative target values do not have an absolute significance but are useful for comparing a new design with existing ones. They are intended to make available design guidance and to make available evidence that the design complies with the safety goals. Therefore those values cannot be used "as is" in reliability prediction.

#### 4.6.1.3 Difference between systematic and random failures

ISO 26262 series of standards makes a distinction between systematic and random failures. Most available techniques for base failure rate estimation are intended to provide reliability estimates and make no such distinction. The result of such techniques can be excessively conservative due to inclusion of factors which estimate systematic failures. For example, estimation techniques based on observations of field failures do not, in general, have appropriate sample size or observation quality to differentiate between systematic and random failures. Similarly, models which include systematic capability as part of the base failure rate calculation can be challenging to use in the context of ISO 26262 series of standards (e.g.  $\pi_{pm}$  and  $\pi_{process}$  factors defined in Reference [9]).

#### 4.6.1.4 Effect of failure recovery mechanisms

A concern is the handling of diagnostics which can be used to enhance availability. This can lead to a mix of base failure rate with diagnostics while the ISO 26262-5 requires separating them for the metrics computation.

EXAMPLE Consider a common SEC-DED (Single Error Correct-Dual Error Detect) ECC used in many state of the art automotive functional safety electronics. A reported MTTF (mean time to failure) for an SRAM with SEC-DED ECC cannot consider a fault which results in a correctable error — thus mixing effects of base failure rate and diagnostics, which is separated for calculation of ISO 26262-5 metrics.

#### 4.6.1.5 Considerations about non-constant failure rates

Many standardised models make use of a "bathtub curve" simplification, which assumes that "early life" (infant mortality) defects have been effectively screened by the supplier and that "wear out" (end-oflife) failure mechanisms, such as electro-migration, time-dependent dielectric breakdown, hot carriers, or negative bias temperature instability will effectively occur at negligible rates during useful mission lifetime.

In some cases, the failure rate distribution from reliability models does not fit the constant failure rate of the "bathtub curve" simplification. Using a non-constant failure rate is not compatible with the computation of hardware architectural metrics as described in ISO 26262-5.

One possibility is to simplify non-constant failure rate distributions by using approximations of constant failure rate.

EXAMPLE 1 A constant failure rate is conservatively assumed at the maximum failure rate of the reliability model failure rate distribution.

EXAMPLE 2 Depending on the distribution, it can be possible to limit the operating lifespan of the product such that a constant failure rate approximation is more appropriate. This case often applies when an end-of-life mechanism becomes dominant in the overall failure rate distribution.

NOTE 1 If an exponential model is used, reaching the end of the bathtub within the product lifetime is a systematic issue when failure rate targets are exceeded. If this is acceptable or not is not evaluated within the hardware metrics of ISO 26262-5:2018 Clause 8 and Clause 9. This is evaluated separately, for example based on the results of the qualification of an integrated circuit according to AEC-Q100 [62].



Figure 8 — Bathtub curve — Evolution of failure rate over time

NOTE 2 In Figure 8, the real bath tub curve can be approximated by the 'Constant value during the useful life of the product' or calculated by the exponential model with the confidence level of 70 %.

If the overall failure rate distribution is a result of integrating multiple fault models, separation of failure modes can result in the ability to simplify safety analysis by evaluating the impact of each failure mode separately using different (but constant) failure rate approximations, as recommended in 5.1.7.2 for consideration of transient faults.

#### 4.6.1.6 Techniques and sources for base failure rate estimation

There are many different techniques which can be utilised for base failure rate estimation. In general these techniques can be summarised as follows:

- failure rates derived from experimental testing, such as:
  - temperature, bias and operating life test (TBOL), also known as High Temp Operational Life (HTOL) testing or extended life test (ELT) for intrinsic product operating reliability,
  - reliability test chip and/or on-chip test structures to assess intrinsic reliability of the silicon technology,
  - soft error testing based on exposure to radiation sources, or

NOTE 1 JEDEC standards such as JESD89 [17] give guidance for soft error testing.

- convergence characteristic of acceleration test for screening.
- failure rates derived from observation of field incidents, such as analysis of material returned as field failures;

NOTE 2 For permanent faults: data provided by semiconductor industries can be based on the number of (random) failures divided by equivalent device hours. These are obtained from field data or from accelerated life testing (as defined in standards such as JEDEC and AEC) scaled to a mission profile (e.g. temperature, on/ off periods) with the assumption of a constant failure rate (random failures, exponential distribution). The numbers can be used as inputs for the estimation of the failure rate, provided as a maximum failure rate based on a sampling statistics confidence level.

 failure rates estimated by application of industry reliability data books or derived from them and combined with expert judgment;

EXAMPLE 1 IEC 61709 [15], SN 29500 [38] or FIDES Guide [9].

EXAMPLE 2 Model for reliability prediction of electronics components (former IEC TR 62380) as described in  $\frac{4.6.2.1.1}{1.000}$ .

NOTE 3 The actual failure rate achieved is expected to be lower than the failure rate derived from those methods.

EXAMPLE 3 Reliability estimations via physics of failure methods as in ISO 26262-5:2018, 8.4.3, Notes 6 and 7.

The documents maintained by the International Roadmap for Devices and Systems (IRDS) such as the International Technology Roadmap for Semiconductor (ITRS [41]) provide projected values for the soft error rate for each generation so that this information is useful for a first estimation and refined when technology data is available.

#### 4.6.1.7 Documentation on the assumptions for base failure rate calculation

When calculating the base failure rate the supplier provides documentation describing the assumptions made and supporting rationale.

EXAMPLE Assumptions can be:

- the selected method to calculate the failure rate (e.g. industry source or field data),
- the assumed mission profile,
- the confidence level of the used failure rate data (e.g. in case of field data or testing based data),
- any scaling or de-rating applied to the failure rate data,
- how the non-operating time and solder joint were taken into account, or

- the model used for failure rate derived from field data (Weibull or exponential models).

This information can be used by the integrator at element or item level to evaluate, understand, judge, compare and possibly harmonize failure rates from different suppliers and components.

#### 4.6.1.8 Transient fault quantification

As described in <u>5.1.2</u>, soft errors are a typical example of transient faults.

Transient faults caused by soft errors initiated by internal or external  $\alpha$ ,  $\beta$ , neutron, or  $\gamma$  radiation sources are random hardware failures that can be quantified with a probabilistic method supported by measured data.

Transient faults caused by EMI or cross-talk are not quantified. Even if they can lead to the same effects as other transient faults, they are mostly related to systematic causes. These can be avoided with proper techniques and methods during the design phase (e.g. cross-talk analysis during component development back-end).

ISO 26262-5:2018, 8.4.7, NOTE 2 specifies that transient faults are considered when shown to be relevant due, for instance, to the technology used. Therefore, depending on the impact of the faults and when applicable, they can be considered in the safety analysis. The analysis for transient faults and permanent faults is done separately. This holds for qualitative or quantitative analysis.

Each elementary subpart type (e.g. flip flops, latches, memory elements, analogue devices) is investigated if it is susceptible to soft errors, specifically with respect to direct or induced alpha particles and neutrons. The susceptibility to those phenomena depends on the semiconductor front end technology and the materials on top of the die's surface including the package, e.g. the mould compound and the solder material (flip chip) can influence the soft error rate.

EXAMPLE 1 Base failure rate for alpha particles can be influenced by the type of package, e.g. low alpha (LA) or ultra-low alpha (ULA) emitting semiconductor assembly materials.

Depending on factors such as the technology and on the operating frequency, transient fault models like single event upset (SEU), multiple-bit upset (MBU) and single event transient (SET) are considered as in References [2] and [22].

NOTE 1 Destructive single event effects like Single Event Latch-up (SEL), Single Event Burnout (SEB), and Single Event Gate Rupture (SEGR) are not considered as transient faults because these faults lead to permanent effects.

NOTE 2 See <u>5.1.2</u> for more details on digital fault models.

JESD89 [17] is considered as the main reference related to measurement and reporting of alpha particle and terrestrial cosmic ray-induced soft errors in semiconductors. In that context, the base failure rate for soft errors is provided together with the conditions in which it has been computed or measured.

NOTE 3 Conditions such as neutron particle flux, altitude, temperature, and supply voltage are relevant to transient failure rate estimation of soft errors. JESD89 [17] is used to understand those conditions.

ISO 26262-5:2018, 8.4.3, NOTE 2 states that in applying a selected industry source the following considerations are appropriate to avoid artificial reduction of the calculated base failure rate: mission profile, the applicability of the failure modes with respect to the operating conditions, or the failure rate unit (per operating hour or per calendar hour).

EXAMPLE 2 In case of soft errors, reducing the base failure rate by only considering the operating time of the vehicle leads to an excessive and therefore artificial reduction of the average probability per hour.

NOTE 4 If the semiconductor provider delivers a de-rated soft error rate, information about the de-rating factor is made available for example in the Safety Manual as defined in 5.1.11 (for digital components), 5.2.6 (for analogue or mixed signal components), 5.3.6 (for PLD) and 5.5.6 (for Sensors and Transducers).

Moreover, the base failure rate for soft errors is provided without de-rating it with respect to "architectural vulnerability factors" or the effect of safety mechanisms such as ECC.

NOTE 5 Architectural vulnerability factor (AVF) is the probability that a fault in a design structure will result in a visible error in the final output of the function as, for example, described for processor designs in Reference[25].

NOTE 6 Vulnerability factors are taken into account when considering the number of safe faults, as described in 5.1.7.2.

#### 4.6.1.9 Notes on component package failure rate

In the estimation of a hardware component failure rate, the semiconductor providers consider the failures relating to the silicon die, to the enclosure/encapsulation (e.g. case) and to the connection points (e.g. pins). The connections between the connection points to the board (e.g. solder joints) are considered as board failures and are typically considered by the system integrator during the safety analysis at the system or element level.

NOTE 1 According to Reference [59], the package failure rate  $\lambda_{package}$  as calculated in the model described in Figure 9 corresponds to the fault models inside of the package itself (including e.g. the connection between the die and the lead frame) but it also includes the failure rate related to the connection between the package connection points and the board (solder joints).

NOTE 2 The failure rate of the hardware component calculated in SN 29500-2 includes the fault models related to the die and to the package however unlike the model described in 4.6.2.1.1 it does not include the failure rate of the connection between the package connection points and the board which is treated separately in SN 29500-5.

NOTE 3 FIDES Guide provides separate failure rates for package (cases) and solder joints due to thermal cycling.

NOTE 4 In reality, the failure rate of the connection between the package connection points and the board is dependent on many factors involving the specific design of the circuit board and how the board is packaged inside of a protective housing. These factors are constantly changing as both electronic components and circuit board material technologies rapidly evolve.

#### 4.6.1.10 Consideration of power-up time and power-down time

According to ISO 26262-5:2018, 8.4.3, NOTE 2, in applying a selected industry source the following considerations are appropriate to avoid artificial reduction of the calculated base failure rate:

- mission profile;
- the applicability of the failure modes with respect to the operating conditions; and
- the failure rate unit (per operating hour or per calendar hour).

The base failure rate is provided along with the mission profile used. If the power-up and power-down times are defined in the mission profile then they can be considered for the computation of stress factors as described by the method described in <u>4.6.2.1.1</u> ( $\tau_{on}$  and  $\tau_{off}$ ) and in SN 29500 ( $\pi_w$ ).

#### 4.6.2 Permanent base failure rate calculation methods

#### 4.6.2.1 Permanent base failure rate calculation using or based on industry sources

#### 4.6.2.1.1 Model for reliability prediction of electronics components (former IEC TR 62380)

The former IEC TR 62380 [40] is used in this document as the basis for a model for reliability prediction of electronics components.

The mathematical model used in this sub-clause is described in Figure 9.



Figure 9 — Mathematical model for reliability prediction

In the model described in Figure 9, several parameters are used to determine the failure rate:

- a parameter per transistor per type of technology used ( $λ_1$ ). A  $λ_1$  value is provided for different types of integrated circuit families as shown in Figure 10;
- a parameter related to the mastering of the technology and valid for the whole component regardless the number of integrated elements ( $\lambda_2$ ), as shown in Figure 10;
- a parameter related to the number of transistors of the hardware component (N);
- a parameter related to the difference between the year of manufacturing or technology release/ update and the reference year (1998) ( $\alpha$ );
- a parameter related to the operating and non-operating phases seen by the hardware component  $(\tau_i, \tau_{on} \text{ and } \tau_{off})$ ;
- a parameter related to a temperature stress factor  $[(\pi_t)_i]$  applicable to the die part of the component;
- parameters related to the possible exposure of the integrated circuit to electrical overstress ( $\pi_l$  and  $\lambda_{EOS}$ ) as shown in Figure 11;
- a parameter related to the number and the amplitude of the temperature cycling seen by the hardware component ( $n_i$  and  $\Delta T_i$ ) as shown in Figure 11;
- a parameter related to the mismatch between the thermal coefficients of the board and the package material ( $\alpha_S$  and  $\alpha_C$ ), as shown in Figure 11 and Figure 12; and
- a parameter related to the package ( $\lambda_3$ ), either as a function of type of the package and its pin number S (as shown in Figure 14) or as a function of the package diagonal D for surface mounted integrated circuits packages (as shown in Figure 15).

Selection of parameters can be done based on the process technology and type of circuitry utilised by the design.

NOTE 1 In Figure 10, the "actual number" corresponds to the real number of transistors regardless the sizes of those transistors.

NOTE 2 To calculate the digital component die failure rate for the whole device, the number of equivalent gates is used. The number of effective equivalent transistors is computed by multiplying the equivalent gate count by the representative number of transistors per gate. When calculating the microcontroller die failure rate due to Complementary Metal Oxide Semiconductor (CMOS) digital logic, the contribution of each digital logic of the modules (e.g. CPU, CAN, Timer, FlexRay, Serial Peripheral Interface or "SPI") is included in N.

NOTE 3 The process maturity de-rating factor was introduced considering Moore's law and the fact that device failure rates are more or less constant. If the failure rate per transistor would have stayed the same, the failure rate would have increased according to Moore's law. This was not observed. Therefore, the transistor failure cannot stay constant when changing process nodes. One option is to use the manufacturing date. Another option, to reflect process technology changes, the year of first introduction of this particular technology node can be used instead of its year of manufacturing. To achieve independence from the silicon vendor, the year from the ITRS[41] can be used.

### ISO 26262-11:2018(E)

NOTE 4 For analogue parts or for the digital component built primarily on analogue process technologies, the "Linear Circuits" entry of Figure 10 can be used, unless more precise data are provided by the semiconductor vendor.

NOTE 5 If supported by adequate justification, data specific to the technology under consideration can be used in replacement of the parameters described above to achieve a more accurate estimation of base failure rate.

ABBREVIATIONS	TYPES	N Is the representative number of transistors	$\lambda_1$ in FIT	$\lambda_2$ in FIT		
Silicon: MOS : Standard	circuits (3)					
	Digital circuits, Micros, DSP Linear circuits Digital / linear circuits (Telecom, CAN, CNA, RAMDAC,) MEMORIES	4 per gate Actual number Actual number	3,4 10 <sup>-6</sup> 1,0 10 <sup>-2</sup> 2,7 10 <sup>-4</sup>	1,7 4,2 20		
ROM DRAM/VideoRAM/AudioRAM High speed SRAM, FIFO Low consumption SRAM Double access SRAM	Read only memory Dynamic, Read Access Memory Static Read Access Memory - First in First out register; ("mixed MOS ") Static Read Access Memory - Low consumption; (CMOS) Double Access Static RAM	1 per bit 1 per bit 4 per bit 6 per bit 8 per bit	1,7 10 <sup>-7</sup> 1,0 10 <sup>-7</sup> 1,7 10 <sup>-7</sup> 1,7 10 <sup>-7</sup> 1,7 10 <sup>-7</sup>	8,8 5,6 8,8 8,8 8,8		
EPROM,UVPROM,REPROM OTP FLASH	Electrically programmable, UV erasable - Read only memory One time programmable EPROM Electrically programmable and erasable (block) (1)	1 /programmable point }	2,6 10 <sup>-7</sup>	34		
EEPROM, flash EEPROM	Electrically programmable and erasable (word) (2)	2 /programmable point	6,5 10 <sup>-7</sup>	16		
(1) Whole memory array or blocks of w	vords erasable (2) Blocks of words or word erasable (3) MOS include CMOS, HCMO	OS, NMOS, technologies	3			
Silicon: MOS : Asic circuits						
	Standard Cell, Full Custom Gate Arrays	4 per gate 4 per gate	1,2 10 <sup>-5</sup> 2,0 10 <sup>-5</sup>	10 10		
LCA (RAM based) PLD (GAL, PAL) (2) CPLD (EPLD,MAX,FLEX, FPGA, etc)	Logic Cell Array electrically configured by external memory Electrically Programmable and erasable (AND/OR array) Electrically Programmable (interconnected macrocells array) (2)	40 per gate (1) 3 par grid point 100 per macrocell	4,0 10 <sup>-5</sup> 1,2 10 <sup>-3</sup> 2,0 10 <sup>-5</sup>	8,8 16 34		
(1) or 4 000 per macrocell; (2) EEPROM	٨, EPROM, or Antifuse technologies.					
Silicon: <b>Bipolar circuits (1</b>	)					
	Digital circuits Linear circuits (FET, others) MMIC Linear / Digital circuits, low voltage (< 30V) Linear / Digital circuits, high voltage(= 30V)	3 per gate Actual number Actual number Actual number Actual number	6,0 10 <sup>-4</sup> 2,2 10 <sup>-2</sup> 1,0 2,7 10 <sup>-3</sup> 2,7 10 <sup>-2</sup>	1,7 3,3 3,3 20 20		
SRAM PROM, PLD (PAL)	Static read access memories Programmable read only memory One time electrically programmable logic array (AND / OR arrays) Gate arrays	2,5 per bit 1,2 /, programmable point 1,6 per grid point 3 per gate	3,0 10 <sup>-4</sup> 1,5 10 <sup>-4</sup> 1,5 10 <sup>-4</sup> 1,0 10 <sup>-3</sup>	1,7 32 32 10		
Bipolar include : TTL, MTTL, LSTT	L, FET, JFET, ECL, etc technologies.					
Silicon: Bipolar and MOS	S circuits ( BICMOS)					
Digital circuits4 per gateLinear / digital circuits low voltage (< 6V)						
Gallium arsenide						
Digital Digital MMIC MMIC	with only normally on transistors. with normally off and normally on transistors. Low noise or low power (< 100mW) microwave circuits. Power (> 100mW) microwave circuits.	5 per gate 3 per gate Actual number Actual number	2,5 4,5 10 <sup>-4</sup> 2,0 4,0	25 16 20 40		

#### Figure 10 — Values of $\lambda_1$ and $\lambda_2$ for integrated circuits families

Technological structure	Temperature factor $\boldsymbol{\pi}_t$	Interface circuits Typical calculated values						$\pi_{I}$	
	$\left[ \begin{pmatrix} 1 & 1 \end{pmatrix} \right]$		Function	Elect	rical en	vironment			
MOS	$A\left({328}-{273+t_{i}}\right)$	I		Computer			10	1	
BICMUS (low voltage)	$e^{\perp}$ $\int \int de^{-\frac{1}{2}} de$					switching	15	1	
Bipolar BiCMOS (high voltage)	$A=3 \ 480; \ (Ea=0,3 \ eV)$ $e^{\left[A\left(\frac{1}{328}-\frac{1}{273+t_j}\right)\right]}$ $A=4 \ 640; \ (Ea=0,4 \ eV)$		Interfaces	Telecoms		transmitting, access, subscriber cards	40	1	
AsGa Numerical	$A=4 040; (Ea=0,4 eV)$ $e^{\left[A\left(\frac{1}{373}-\frac{1}{273+t_j}\right)\right]}$ $A=3 480; (Ea=0,3 eV)$					subscriber equipment	70	1	
				Railways, payphone			100	1	
				Civilian avionics (on board		20	1		
	$\begin{bmatrix} \begin{pmatrix} 1 & 1 \end{pmatrix} \end{bmatrix}$			Voltage sun	nlv. Con	ly. Converters		1	
AsGa MMIC	$A\left(\frac{1}{373}-\frac{1}{273+t_{j}}\right)$		Non	All electrical environment		-	0		
	$e^{\perp}$		Interfaces						
$t_{\rm c}$ = Junction t	A=4040, $(Ea=0,400)$								
, junction of		$\begin{bmatrix} \text{Mathematical expression} & n_i \leq 8\ 760 \\ \text{of the} & \text{Cycles/year} \end{bmatrix} \qquad (\pi_n)$					$n_i = n_i^{0,76}$		
Mathematical expression of the influence factor $\Pi_{\alpha}$	of $\pi_{\alpha} = 0.06 \times ( \alpha_S - \alpha_C )^{1.68}$		Influence factor $(\pi_n)_i$ $n_i > 8760$ Cycles/year $(\pi_n)_i = 1,7 \times n_i^{0,0}$					,60	
Mismatch between		$n_i$ : Annual number of cycles with the amplitude $\Delta T_i$							
substrate and package for the thermal expansion coefficient	$ \alpha_S - \alpha_C $		For an on/of	r an on/off phase		$\left[\frac{\Delta T_{j}}{3} + (t_{ac})_{i}\right] - (t_{ac})_{i}$	t <sub>ae</sub> ) <sub>i</sub>		
$\alpha_S$	See Figure 12	$\ $	For a perman	ent working	AT -		o of the	(† )	
$\alpha_C$	See Figure 12	<b>J</b>	For a permanent working phase, storage or dormant variation, during the i mission profile. $\Delta T_i$ =average per cycle		i <sup>th</sup> phase of the				

## Figure 11 — Temperature and overstress factors

Linear thermal expansion coefficients	Material type	Values in ppm/°C
	Epoxy Glass (FR4, G-10)	16
$lpha_{_S}$ (Substrate)	PTFE Glass (polytetrafluoroethylene)	20
	Flexible substrate (Polyimide Aramid)	6,5
	Cu/Invar/Cu (20/60/20)	5,4
	Epoxy (Plastic package)	21,5
$lpha_{_{C}}$ (Component)	Alumina (ceramic package)	6,5
	Kovar (Metallic package)	5

## Figure 12 — Thermal expansion coefficients $\alpha_s$ and $\alpha_c$

Climate type	t <sub>ae</sub> night	t <sub>ae</sub> day-light	t <sub>ae</sub> mean day-light/night	$\Delta T_i$ day-light/night
World-wide	5 °C	15 °C	14 °C	10 °C
France	6 °C	14 °C	11 °C	9°С

## Figure 13 — Climates

## ISO 26262-11:2018(E)

Abbreviation	Material type	Description	Pin number: S	<b>λ3</b> in FIT			
SO, SOP:1,27 mm pitch	Epoxy	Plastic Small Outline, L lead; Widths: 3,8 -	4 to 40	$=0,012 \times S^{1,65}$			
Power SO	Epoxy	idem SO with heat sink			idem SO		
SOJ: 1,27 mm pitch	Epoxy	Plastic Small Outline, J Lead; Width: 10,16	5 mm	28 to 44	$=0,023 \times S^{1,5}$		
VSOP: 0,76 mm pitch	Epoxy	Very Small Outline, L Lead; Width: 10,16	nm	40 to 56	$=0.011 \times S^{1.47}$		
SSOP: 0,65 mm pitch	Epoxy	Shrink Small Outline, L Lead; Width: 10,1	6 mm	8 to 56	$=0,013 \times S^{1,35}$		
TSSOP: 0,65 mm pitch	Epoxy	Thin Shrink Small Outline, L Lead; Widths	s: 4,1 – 6,1 mm	8 to 38	$=0,011 \times S^{1,4}$		
TSOP I: 0,55 mm pitch	Ероху	Thin Small Outline, L Lead on small edge; 11,8 mm	Length:	18 to 32	$=0,54 \times S^{0,4}$		
TSOP I: 0,5 mm pitch	Ероху	Thin Small Outline, L Lead on small edge; 18,4 mm	Length:	18 to 32	=1,0 × <i>S</i> <sup>0,36</sup>		
TSOP II: 0,8 mm pitch	Epoxy	Thin Small Outline, L Lead on long edge; V 10,16mm.	Width:	28 to 54	$=0,04 \times S^{1,2}$		
TSOP II: 0,65 mm pitch	Epoxy	Thin Small Outline, L Lead on long edge; V 10,16mm.	Width:	34 to 60	$=0,042 \times S^{1,1}$		
TSOP II: 0,5 mm pitch	Epoxy	Thin Small Outline, L Lead on long edge; V 10,16mm	Thin Small Outline, L Lead on long edge; Width: 10,16mm				
TSOP II: 0,4 mm pitch	Epoxy	Thin Small Outline, L Lead on long edge; V 10,16mm	34 to 60	$=0,13 \times S^{0,7}$			
PLCC: 1,27 mm pitch	Epoxy	Plastic Leaded Chip Carrier, J Lead, all bo	20 to 84	=0,021× <i>S</i> <sup>1,57</sup>			
CLCC: 1,27 mm pitch	Alumina	Ceramic Leadless (and Leaded) Chip Carr		idem PLCC			
MQUAD: 1,27 mm pitch	Kovar	Metallic Quad Flat Package (PLCC footprin	nt); all bodies		idem PLCC		
			$5x5 \text{ mm}^2$	32 to 40	1,3		
			10x10 mm <sup>2</sup>	40 to 60	4,1		
			14x14 mm <sup>2</sup>	60 to 68	7,2		
PQFP, TQFP	Epoxy	Plastic (Thin) Quad Flatpack, L Lead,	14x20 mm <sup>2</sup>	68 to 110	10,2		
		Bodies defined in following column	28x28 mm <sup>2</sup>	110 to 225	23		
			32x32 mm <sup>2</sup>	225 to 280	29		
			40x40 mm <sup>2</sup>	280 to 304	42		
ED QUAD, Power QUAD	Epoxy	idem PQFP with heat sink (exposed slug)			idem PQFP		
CQFP, CERQUAD	Alumina	Ceramic Quad Flat pack			idem PQFP		
MQFP, MQUAD	Kovar	Metallic Quad Flat pack	1		idem PQFP		
			13,5x15 mm <sup>2</sup>	64 to 80	11,4		
PBGA	Epoxy	Plastic Ball Grid Array- pas >1mm.	17,4x19 mm <sup>2</sup>	80 to 160	16,6		
		Bodies defined in following column	23x23 mm <sup>2</sup>	160 to 280	26,6		
		35x35 mm <sup>2</sup>		280 to 400	51,3		
SBGA	Epoxy	Shrink BGA-pas 1mm-Corps 42,5x42,5 mm	580	71			
SBGA	Epoxy	Shrink BGA-pas 1mm-Corps 27x27 mm <sup>2</sup>	672	33			
CBGA	Alumina	Ceramic		idem PBGA			
	Ероху	Paistic Dual In Line		8 to 64	$=9+0,09\times S$		
CDIL, CERDIP	Alumina	Ceramic Dual In Line		8 to 64	$=9+0,09\times S$		
PPGA	Epoxy	Plastic Pin Grid Array		40 to 160	$=9+0,09\times S$		
CPGA	Alumina	Ceramic Pin Grid Array	40 to 160	$=9+0.09\times S$			

Figure 14 —  $\lambda_3$  values for integrated circuits as a function of S

Packages types	Examples	$\lambda_3$ in FIT						
Two rows connections packages	SO; SOP; SOJ; VSOP; SSOP; TSSOP; TSOP I; TSOP II; etc	$=0,024 \times D^{1,68}$ (1)						
Peripheral connections packages	PLCC; CLCC; MQUAD; PQFP; TQFP; CQFP; MQFP; etc	$=0,048 \times D^{1,68}(2)$						
Matrix connections packages	PBGA; CBGA; SBGA; µBGA; CSP; etc	$=0,073 \times D^{1,68}(3)$						
Bare die with epoxy drop	COB (chip on board)	$=0,048 \times D^{1,68}(4)$						
Note (1): $D = \left[ \left( \left( \frac{S}{2} - 1 \right) \times (pitch) \right)^2 + (Width)^2 \right]^{\frac{1}{2}}$								
Note (2): $D = \left[ \left( \left( \frac{S}{4} - 1 \right) \times (pitch) \right)^2 + (Width)^2 \right]^2$ Note (3): $D = \left[ \left( Length \right)^2 + (Width)^2 \right]^{\frac{1}{2}}$								
Note (4) : <i>D</i> report area diagonal								

#### Figure 15 — $\lambda_3$ values for surface mounted integrated circuits packages

Once the base FIT rate of the component die has been generated, a de-rating factor is applied based on thermal effects and operating time. The de-rating factor is determined based on:

- junction temperature of the component die, which is calculated based on:
  - power consumption of the component die; and
  - package thermal resistance, based on package type, number of package pins and airflow;
- an application profile which defines 1 to Y usage phases, each of which is composed of an application "on-time" as a percentage of total device lifetime, and an ambient temperature; and

EXAMPLE Two examples for possible automotive profiles: "motor control" and "passenger compartment" as shown in <u>Figure 16</u>.

Mission profile phases	Temp. 1		Temp. 2		Temp. 3		Ratios on/off		2 night starts		4 day light starts		Non used vehicle	
Application types	(t <sub>ac</sub> )₁ °C	$\tau_1$	(t <sub>ac</sub> )2 °C	$ au_2$	(t <sub>ac</sub> )₃ °c	$ au_3$	τ <sub>on</sub>	$ au_{off}$	n <sub>1</sub> cycles/ year	$\Delta T_1$ °C/cycle	n <sub>2</sub> cycles/ year	$\Delta T_2$ °C/cycle	n <sub>3</sub> cycles/ year	$\Delta T_3$ °C/cycle
Motor control	32	0,020	60	0,015	85	0,023	0,058	0,942	670	$\frac{\Delta Tj}{3}$ +55	1 340	$\frac{\Delta Tj}{3}$ +45	30	10
Passenger compartment	27	0,006	30	0,046	85	0,006	0,058	0,942	670	$\frac{\Delta Tj}{3}$ +30	1 340	$\frac{\Delta Tj}{3}$ +20	30	10

#### Figure 16 — Examples of mission profiles for automotive

- activation energy and frequency per technology type to complete the Arrhenius equation.

NOTE 6 Data specific to the product under consideration, such as package thermal characteristics, manufacturing process, Arrhenius equation, etc., could be used in replacement of the general factors described above to achieve a more accurate estimation of base failure rate.

#### **4.6.2.1.1.1** How to combine $\lambda_1$ and $\lambda_2$

With respect to the method described in Figure 9, multiple options exist about how to combine  $\lambda_1$  and  $\lambda_2$  in the case of circuit elements with different technologies (CPU, memories, etc.) implemented in the same device.

In one option, each circuit element inherits the  $\lambda_1$  and  $\lambda_2$  of the respective technologies, so basically the  $\lambda_1$  and  $\lambda_2$  are summed — as shown in <u>Table 2</u>.

NOTE The  $\lambda_2$  values are weighted, for example with the transistor counts of the individual circuit elements as shown in the Equation (1).

$$\lambda_{\text{die}} = \sum_{\text{elements}} \left( \lambda_{1,\text{element}} \times N_{\text{element}} \times e^{-0.35 \times a} + \frac{N_{\text{element}}}{N_{\text{total}}} \times \lambda_{2,\text{element}} \right) \times \frac{\sum_{i=1}^{y} \left( \pi_{t,\text{element}} \right)_{i} \times \tau_{i}}{\tau_{\text{on}} + \tau_{\text{off}}}$$
(1)

In this example, we assume a CMOS technology based Micro Controller Unit (MCU) which consumes 0,5 W power. The digital component die is packaged in a 144 pin quad flat package and cooled by natural convection. The MCU is exposed to the "motor control" temperature profile. The resulting increase of the junction temperature  $\Delta T_j$  is 26,27 °C. An activation energy of 0,3 eV is assumed for the Arrhenius equation. Using the model in Figure 9, this results in a de-rating factor (i.e. the second factor of  $\lambda_{die}$ ) of 0,17.

Circuit Element	λ <sub>1</sub> (FIT)	$\begin{array}{c c} 1 & \mathbf{N} \\ \mathbf{T} & (\mathbf{transistors}) \end{array}  \alpha  \begin{array}{c} \lambda_2 \\ \mathbf{(FIT)} \end{array}$		λ <sub>2</sub> (FIT)	Base failure rate (FIT)	De-rating for temp	Effective failure rate (FIT)	
50 k gate CPU	3,4 × 10-6	200 000 (4 transistors/gate)	10	1,7	1,73	0,17	0,06	
16 kB SRAM	1,7 × 10 <sup>-7</sup>	786 432 (6 transistors/ bit for a low-power consumption SRAM)	10	8,8	8,80	0,17	1,18	
Die failure rate (FIT)								

Table 2 — Digital component example with summed  $\lambda_2$ 

As an alternative approach, it is possible (see <u>Table 3</u>) to use the <u>Equation (2)</u> with a single (conservative) maximum  $\lambda_2$  as representative value:

$$\lambda_{\text{die}} = \sum_{\text{elements}} \left( \lambda_{1,\text{element}} \times N_{\text{element}} \times e^{-0.35 \times a} \times \frac{\sum_{i=1}^{y} \left( \pi_{t,\text{element}} \right)_{i} \times \tau_{i}}{\tau_{\text{on}} + \tau_{\text{off}}} \right) + Max \left( \lambda_{2,\text{element}} \right) \times \frac{\sum_{i=1}^{y} Max \left( \pi_{t,\text{element}} \right)_{i} \times \tau_{i}}{\tau_{\text{on}} + \tau_{\text{off}}}$$
(2)

Table 3 — Mixed signa	l example with max of	λ2
-----------------------	-----------------------	----

Circuit Element	λ <sub>1</sub> (FIT)	N (transistors)	α	Base failure rate without $\lambda_2$ (FIT)	λ <sub>2</sub> (FIT)	De-rat- ing for temp	Effective failure rate (FIT)
Digital circuits	$1,0 \times 10^{-6}$	28 000	10	$8,5 \times 10^{-4}$	1,7		
Linear/digital circuits low voltage (<6 V)	2,7 × 10-4	30 000	10	0,25	20		
Die failure rate	Die failure rate (FIT)			0,25	Max(20,1,7) = 20	0,17	3,44

In the following example the integrated circuit consists of three elements. Its composition and the corresponding  $\lambda_1$  and  $\lambda_2$  values from Figure 10 are shown in Table 4.

element 1	Digital circuits	$\lambda_1$ [FIT]	1,00 × 10 <sup>-6</sup>	N 100.000
		$\lambda_2$ [FIT]	1,70	N 100 000
element 2	Linear circuits LV	$\lambda_1$ [FIT]	$2,70 \times 10^{-4}$	N E 000
		$\lambda_2$ [FIT]	20	N 5000
element 3	Linear circuits HV	$\lambda_1$ [FIT]	2,70 × 10 <sup>-3</sup>	N 2 000
		$\lambda_2$ [FIT]	20	N 2 000

Table 4 — Composition of the example IC in BiCMOS technology

Using the motor control profile (from Figure 16) as mission profile and 2018 as the manufacturing year, the  $\lambda_1$  related term of the die failure rate is computed as in the Equations (3) to (8).

$$\lambda_{1,\text{element1}} \times N_{\text{element1}} \times e^{-0.35 \times a} = \left(1.0 \times 10^{-6} \times 100\ 000\right) \times e^{-0.35 \times \left(2018 - 1998\right)} = 9.12 \times 10^{-5} \text{ FIT}$$
(3)

$$\left(\pi_{\text{t,element1}}\right)_{1} \times \tau_{1} = e^{\left[3\,480\left(\frac{1}{328} - \frac{1}{273 + 32}\right)\right]} \times 0,020 = 8,99 \times 10^{-3} \tag{4}$$

$$\left(\pi_{\text{t,element1}}\right)_2 \times \tau_2 = e^{\left[3 \ 480\left(\frac{1}{328} - \frac{1}{273 + 60}\right)\right]} \times 0,015 = 1,76 \times 10^{-2}$$
 (5)

$$\left(\pi_{\text{t,element1}}\right)_{3} \times \tau_{3} = e^{\left[3 480 \left(\frac{1}{328} - \frac{1}{273 + 85}\right)\right]} \times 0,023 = 5,60 \times 10^{-2}$$
(6)

$$\sum_{i=1}^{3} \left( \pi_{\text{t,element1}} \right)_{i} \times \tau_{i} = 8,25 \times 10^{-2}$$
(7)

$$\lambda_{1,\text{element1}} \times N_{\text{element1}} \times e^{-0.35 \times a} \times \sum_{i=1}^{3} \left( \pi_{t,\text{element1}} \right)_{i} \times \tau_{i} = 7,53 \times 10^{-6} \text{ FIT}$$
(8)

An analog calculation provides for the other elements following results:

$$\sum_{i=1}^{3} \left( \pi_{\text{t,element2}} \right)_{i} \times \tau_{i} = 8,25 \times 10^{-2}$$
(9)

$$\lambda_{1,\text{element2}} \times N_{\text{element2}} \times e^{-0.35 \times a} \times \sum_{i=1}^{3} \left( \pi_{t,\text{ element2}} \right)_{i} \times \tau_{i} = 1.02 \times 10^{-4} \text{ FIT}$$
(10)

$$\sum_{i=1}^{3} \left( \pi_{\text{t,element3}} \right)_{i} \times \tau_{i} = 1,01 \times 10^{-1}$$
(11)

$$\lambda_{1,\text{element3}} \times N_{\text{element3}} \times e^{-0.35 \times a} \times \sum_{i=1}^{3} \left( \pi_{t,\text{element3}} \right)_{i} \times \tau_{i} = 4.96 \times 10^{-4} \text{ FIT}$$
(12)

$$\sum_{\text{element}=1}^{3} \left[ \lambda_{1,\text{element}} \times N_{\text{element}} \times e^{-0.35 \times a} \times \sum_{i=1}^{3} \left( \pi_{t,\text{element}} \right)_{i} \times \tau_{i} \right] = \left( 7,53 \times 10^{-6} + 1,02 \times 10^{-4} + 4,96 \times 10^{-4} \right) \text{ FIT}$$
  
= 6,05 × 10<sup>-4</sup> FIT  
(13)

For the  $\lambda_2$  related term of the die failure rate we get:

$$Max\left(\lambda_{2,\text{element}}\right) = \left(\lambda_{2,\text{element}2}\right) = \left(\lambda_{2,\text{element}3}\right) = 20 \text{ FIT}$$
(14)

$$Max \left[ \sum_{i=1}^{y} \left( \pi_{t,\text{element}} \right)_{i} \times \tau_{i} \right]_{\text{element}} = \sum_{i=1}^{3} \left( \pi_{t,\text{element3}} \right)_{i} \times \tau_{i} = 1,01 \times 10^{-1}$$
(15)

$$Max\left(\lambda_{2,\text{element}}\right) \times Max\left[\sum_{i=1}^{\mathcal{Y}} \left(\pi_{t,\text{element}}\right)_{i} \times \tau_{i}\right]_{\text{element}} = 20 \times 1,01 \times 10^{-1} \text{ FIT} = 2,01 \text{ FIT}$$
(16)

This results in an overall die failure rate of:

$$\lambda_{\rm die} = 6,05 \times 10^{-4} \text{ FIT} + 2,01 \text{ FIT} = 2,01 \text{ FIT}$$
 (17)

To simplify calculation, if the user can identify a match between its product and one of the integrated circuit family types listed in Figure 10 then — as shown in Table 5 below — the user can directly apply the failure rate calculation method as described in Figure 9.

Circuit Ele- ment	λ <sub>1</sub> (FIT)	N (transistors)	α	λ <sub>2</sub> (FIT)	Base failure rate (FIT)	De-rating for temp	Effective fail- ure rate (FIT)
50 k gate CPU		200 000 (4 transistors/gate)	10	1,7	1,80	0,17	0,31
16 kB SRAM	3,4 × 10 <sup>-6</sup>	786 432 (6 transistors/ bit for a low-consump- tion SRAM)					
Die failure rate (FIT)							0,31

Table 5 — Digital component example with matching device type

#### 4.6.2.1.1.2 Temperature de-rating

The model in Figure 9 to calculate the temperature de-rating factor  $\delta_{\rm T}$  uses the following parameters:

- $(\pi_t)_i$ : i<sup>th</sup> temperature factor related to the i<sup>th</sup> junction temperature of the integrated circuit mission profile;
- $\tau_i$ : i<sup>th</sup> working time ratio of the integrated circuit for the i<sup>th</sup> junction temperature of the mission profile;
- $\tau_{on}$ : total working time ratio of the integrated circuit, with  $\tau_{on} = \sum_{i=1}^{y} \tau_i$ ;
- $\tau_{off}$ : time ratio for the integrated circuit being in storage (or dormant);
- $\tau_{\rm on} + \tau_{\rm off} = 1.$
For the calculation of a conservative temperature de-rating factor, the off time  $\tau_{off}$  can be set to zero, resulting in a slightly modified version of  $\delta_T$  for the temperature de-rating factor  $\delta_{T,conservative}$ :

$$\delta_{\text{T,conservative}} = \frac{\sum_{i=1}^{y} (\pi_t)_i \times \tau_i}{\tau_{\text{on}}}$$
(18)

In <u>Table 2</u>, <u>Table 3</u> and <u>Table 4</u>, the de-rating factor is calculated after considering the  $\tau_{on}$  and  $\tau_{off}$  time. In the above digital component example of <u>Table 5</u>, setting the  $\tau_{off}$  to zero gives a de-rating factor of 2,91, therefore the effective failure rate value changes from 0,31 to 5,24 FIT.

#### 4.6.2.1.1.3 Package base failure rate calculation

The package failure rate  $\lambda_{\text{package}}$  as calculated in Figure 9 corresponds to the failure modes inside of the package itself (including e.g. the connection between the die and the lead frame) but it also includes the failure rate related to the connection between the package connection points and the board (solder joints) which represents approximately 20 % of the overall  $\lambda_{\text{package}}$  FIT rate as described in Reference [54]. The semiconductor provider could then use 80 % of  $\lambda_{\text{package}}$  value for the distribution of the hardware component package FIT rate.

As already described in <u>4.6.2.1.1</u>, the package failure rate calculation takes into account the following parameters:

- $π_{\alpha}$ : influence factor related to the thermal expansion coefficients difference between the mounting substrate and the package material;
- $(\pi_n)_i$ : ith influence factor related to the annual cycles number of thermal variations seen by the package, with the amplitude  $\Delta T_i$ ;
- $-\Delta T_i$ : i<sup>th</sup> thermal amplitude variation of the mission profile; and
- $-\lambda_3$ : base failure rate of the integrated circuit package.

Package type	⊿T <sub>j</sub> (°C)	S (Number of pins)	D (mm)	$\pi_{lpha}$	λ <sub>3</sub> (FIT)	De-rating for temperature cycling	Effective failure rate (FIT)	
PQFP 144	26,27         144         26,58         1,05         11,87         6 009							
Package failure rate including solder joints between package and board (FIT)								
Total package failure rate without solder joints between package and board (FIT)								

#### Table 6 — Package base failure rate calculation example

The influencing factor  $\pi_{\alpha}$  is calculated using the formula shown in Figure 11, with  $\alpha_s$ ,  $\alpha_c$  being the linear thermal expansion coefficients for the substrate and for the component respectively. In this example, we assume FR4 as mounting substrate and a plastic package for which Figure 12 delivers the values  $\alpha_s = 16$  and  $\alpha_c = 21,5$ .

For an automotive profile with number of cycles/year  $\leq 8$  760, the parameter  $(\pi_n)_i$  is calculated using the formula in Figure 11, with  $n_i$ : Annual number of cycles with the amplitude  $\Delta T_i$ .

To calculate  $\lambda_3$  in FIT, the formula for peripheral connections packages is used, using a width of 20 mm and a pitch of 0,5 mm as shown in Figure 15. Using the "motor control" temperature profile shown in Figure 16, this results in a total failure rate for the package without solder joints of:

#### $\lambda_{\text{package}}$ = 166 FIT.

The package failure rate is assumed to be equally distributed among the pins, leading to a pin failure rate of:

 $\lambda_{\rm pin}$  = 1,15 FIT.

NOTE 1 The package in the example is a 144 pin quad flat package and cooled by natural convection. The power consumption is 0,5 W leading to an increase of the junction temperature  $\Delta T_j$  of 26,27 °C. The value of D and  $\lambda_3$  are computed using Figure 15 on the basis of the following values: pitch = 0,5 mm and width = 20 mm.

NOTE 2 Not all packages are covered by the tables in Figure 14 or Figure 15. In this case expert judgment can be used to estimate the contribution of the package to the overall failure rate.

EXAMPLE 1 Package failure rate estimation is based on the knowledge of the construction and thermal characteristics of the device package and the system's printed circuit board.

NOTE 3 Equal probability for pins can be used in this example but not for all cases.

EXAMPLE 2 In BGAs, certain locations can have higher distribution than other locations.

#### 4.6.2.1.1.4 Example of failure rate resulting from electrical overstress

The failure rate for the whole device due to electrical overstress can be calculated using the formula shown in Figure 9. If the device has a direct connection to the external environment, i.e. the device is an interface,  $\pi_{I}$  is equal to one. If the device is not an interface, i.e. it has no direct connection to the external environment,  $\pi_{I}$  is equal to zero.

Figure 11 shows different  $\lambda_{EOS}$  for various electrical environments. Unfortunately, an automotive electrical environment is not given. Instead the "civilian avionics (on board calculators)" can be chosen:

 $\lambda_{\rm EOS}$  = 20 FIT.

This results in a failure rate due to electrical overstress for the whole device of either

 $\lambda_{overstress}$  = 20 FIT, if the device has a direct contact to the external environment, or

 $\lambda_{\text{overstress}} = 0$  FIT in every other case.

To forecast the impact of electrical overstress on the device is non-trivial. If no particular impact can be argued, then  $\lambda_{overstress}$  can be added to  $\lambda_{die}$  to increase the overall die failure rate of the whole device.

NOTE Electrical over-stress can be considered a systematic failure mode and reduced to zero FIT for calculation of random hardware failure metrics.

#### 4.6.2.1.2 SN 29500

The SN 29500 follows a table look up approach. Expected values for failure rates under specified reference conditions are given. Values are to be looked up in tables using product type, technology and transistor count as an input. If the integrated circuits are operated under conditions different from the reference conditions a calculation from reference to operating conditions is to be used. The calculation takes into consideration temperature, voltage and drift (for analogue elements). For the temperature part of the calculation to operating conditions a modified Arrhenius equation is used.

#### 4.6.2.1.2.1 Example of computation for a semiconductor component

Parameters required for the calculation of the failure rate with SN 29500:

- N, the number of equivalent transistors;
- $-\lambda_{ref}$ , the basic failure rate for the hardware component, based on the process technology;
- $-\Delta T_i$ , the junction temperature increase; and
- the mission profile of the hardware component.

NOTE 1 In cases where the number of equivalent transistors N is not listed in the failure rates families tables 1, 2 or 3 of SN 29500-2:2010 and when possible the user can use an interpolation or extrapolation method to determine the equivalent  $\lambda_{ref}$  and  $\theta_{vj,1}$  (virtual junction temperature) values.

EXAMPLE For "microprocessors and peripherals, microcontrollers and signal processors" family as defined in SN 29500-2:2010, Table 2, the following interpolation example is done to determine  $\lambda_{ref}$  and  $\theta_{vj,1}$  values.

Assuming a microcontroller with 500 K gates the calculation of the  $\lambda_{ref}$  could be done using the following steps:

- 1<sup>st</sup> step: translating  $\lambda_{ref}$  values from Table 2 to a same virtual reference temperature  $q_{vj,1}$  for example 90 °C by using the temperature dependent factor  $\pi_T$ :

$$_{\mathrm{T}} = \frac{A \times e^{E_{a_1} \times z} + (1 - A) \times e^{E_{a_2} \times z}}{A \times e^{E_{a_1} \times z_{\mathrm{ref}}} + (1 - A) \times e^{E_{a_2} \times z_{\mathrm{ref}}}}$$

SN 29500-2:2010, Table 2 – CMOS										
(19)	1k	10k	100k	1M	10M	100M	$\theta_{\rm vj,1}$			
$\lambda_{\rm ref}$ (50°C)	25						50 °C			
λ <sub>ref</sub> (60 °C)		30					60 °C			
λ <sub>ref</sub> (80 °C)			50				80 °C			
λ <sub>ref</sub> (90 °C)				80	120	150	90 °C			
π <sub>T</sub> (90 °C)	5,18	3,47	1,53	1	1	1	—			
λ <sub>ref</sub> (90 °C)	130	105	76	80	120	150	FIT			

-  $2^{nd}$  step: linear interpolation of  $\lambda_{ref}$  at 90 °C for desired complexity, i.e. 500 K transistors:

λ <sub>ref</sub> (90 °C)							
Gates	1k	10k	100k	1M	10M	100M	$\boldsymbol{ heta}_{\mathbf{vj},1}$
λ <sub>ref</sub> (90 °C)	130	105	76	80	120	150	FIT

$$\lambda_{\text{ref}(500 \text{ K}@90 \text{ }^{\circ}\text{C})} = \lambda_{\text{ref}(100 \text{ K}@90 \text{ }^{\circ}\text{C})} + (500 \text{ K} + 100 \text{ K}) \times \frac{\lambda_{\text{ref}(1 \text{ M}@90 \text{ }^{\circ}\text{C})}^{-\lambda_{\text{ref}(100 \text{ K}@90 \text{ }^{\circ}\text{C})}}{1 M - 100 K} = 76 + 400 K \times \frac{(80 - 75)}{900 K} = 78,2 \text{ FIT}$$

$$(20)$$

-  $3^{rd}$  step: linear Interpolation of  $\theta_{vj,1}$  for the desired complexity i.e. 500 K transistors:

$$\theta_{vj,1(500 \text{ K})} = \theta_{vj,1(100 \text{ K})} + (500 \text{ K} - 100 \text{ K}) \times \frac{\theta_{vj,1(1 \text{ M})} - \theta_{vj,1(100 \text{ K})}}{1 \text{ M} - 100 \text{ K}} = 80 + 400 \text{ K} \times \frac{(90 - 80)}{900 \text{ K}} = 84,4 \text{ °C}$$
(21)

- 4<sup>th</sup> and final step: translate  $\lambda_{ref(500K@90 \circ C)}$  to  $\theta_{vj,1(500K)}$  using the temperature dependent factor  $\pi_T$ :  $\pi_{T(90 \circ C ==>84,4 \circ C)} = 0,79$ (22)

 $\lambda_{\text{ref}(500\text{K}@84,4^{\circ}\text{C})} = \lambda_{\text{ref}(500\text{K}@90^{\circ}\text{C})} \times \pi_{\text{T}(90^{\circ}\text{C} = > 84,4^{\circ}\text{C})} = 78,2 \times 0,79 = 62 \text{ FIT}$ (23)

#### Copyright International Organization for Standardization rights reserved Provided by IHS Markit under license with ANSI No reproduction or networking permitted without license from IHS

π

(19)

SN 29500-2:2010, Table 2 – CMOS										
Gates	1k	10k	100k	1M	10M	100M	$\theta_{\rm vj,1}$			
λ <sub>ref</sub> (50 °C)	25						50 °C			
λ <sub>ref</sub> (60 °C)		30					60 °C			
λ <sub>ref</sub> (80 °C)			50				80 °C			
λ <sub>ref</sub> (90 °C)				80	120	150	90 °C			

NOTE 2 The values regarding mission profiles are only examples. The requirements for all semiconductors within an ECU are aligned with the requirements of the respective ECU specifications.

#### 4.6.2.1.2.2 Failure rate calculation for the semiconductor component example without nonoperating phase

For the digital component example described in previous clauses, in CMOS technology with 500 k to 5 million transistors we get 80 FIT at 90 °C reference temperature condition. The following parameters are listed in Table 7 and Table 8:

- A, constant;
- E<sub>a1</sub>, E<sub>a2</sub>, constant activation energy in eV.

### Table 7 — Parameters required for failure rate calculation example with SN 29500

N (transistors)	Technology and family	λ <sub>ref</sub> (FIT)	∆T <sub>j</sub> (°C)	Temperature dependent refer- ence (Z <sub>ref</sub> ) (1/eV)	А	E <sub>a1</sub> (eV)	E <sub>a2</sub> (eV)
986 432 (Digital + SRAM)	CMOS, micropro- cessor	80	26,27	5,11	0,9	0,3	0,7

Assuming 500 working hours per year and using the motor control mission profile as defined in Figure 16, we have the result of Table 8.

Ambient temper- ature $\theta_U$ (°C)	Working time (h)	Junction temper- ature $\theta_{j,2}$ (°C)	Dependence factor Z (1/eV)	Temperature depend- ence factor $\pi_{\rm T}(\theta_{\rm u})$		
32	172,4	58,27	2,04	0,27		
60	129,3	129,3 86,27 4,77				
85	198,3	111,27	6,87	2,51		
	1,31					
	105					

Table 8 — Digital component failure rate calculation example with SN 29500

#### 4.6.2.1.2.3 Failure rate calculation for the semiconductor component example with nonoperating phase

There is a difference between the model described in <u>4.6.2.1.1</u> and SN 29500 in the way the nonoperating phases are considered. In the model described in <u>4.6.2.1.1</u> the non-operating hours are by default included in the mission profile of the product whereas in SN 29500 only the operating hours are by default considered. As described in <u>4.6.2.1.1.2</u>, an alternative approach for calculating failure rate is setting  $\tau_{\text{off}}$  time to zero. In a similar way, operating and non-operating phases can also be taken into account in SN 29500 for the calculation of the failure rate. This is done by applying a stress factor  $\pi_{\omega}$  described in SN 29500-2:2010, 4.4. Using the motor control mission profile as defined in Figure 16 and an average temperature of 10,5 °C gives a stress factor value of 0,06. Applying the calculated stress factor to the digital component example failure rate gives the results of Table 9.

N (transistors)	Technology and Family	λ <sub>ref</sub> (FIT)	λ Without non-oper- ating phase (FIT)	Stress Factor	λ With non-operating phase (FIT)
986 432 (Digital + SRAM)	CMOS, microprocessor	80	104,65	0,06	6,3

Table 9 — SN 29500 failure rate calculation with or without non-operating phases

NOTE The non-operating average temperature is obtained from the average worldwide night and day-light temperatures (respectively 5 °C and 15 °C) as defined in Figure 13 and considering a 50 % ratio between night and day.

#### 4.6.2.1.2.4 Method to split SN 29500 overall failure rate into die and package failure rates

As stated by the maintainer of SN 29500, the base failure rate value calculated with SN 29500 is valid for the whole hardware component only and does not provide a method to split between package failure rate and die failure rate. Therefore, the ratio of die failure rate and package failure rate is estimated based on expert judgement, if required.

EXAMPLE As example of expert judgment, an estimation of the split of package and die failure rates from an SN 29500 base failure rate could be calculated by using the same ratio as determined by method <u>4.6.2.1.1</u> or based on other industry sources which provide such data or from field data statistics when available.

#### 4.6.2.1.3 FIDES Guide

The following is an example of the estimation of hardware failure rate as needed to support quantitative analysis using the methods detailed in the FIDES guide [9]. The failure rate model for a semiconductor per FIDES guide considers the failure rate of the device to be a factor of:

- physical contributions ( $\lambda_{Physical}$ );
- process contributions ( $\pi_{Process}$ ); and
- part manufacturing contributions ( $\pi_{PM}$ ).

The first is an additive construction term comprising physical and technological contributing factors to reliability. The second is a multiplicative term including the quality and technical control over the development, manufacturing and the usage process for the product containing the device. The third factor represents for example the quality of the manufacturing site and the experience of the supplier.  $\pi_{\text{Process}}$  and  $\pi_{\text{PM}}$  are set to 1 as these factors are related to systematic issues.

The physical contribution is composed of stress acceleration factors due to usage conditions and an induced (i.e. unexpected overstress) multiplicative term inherent to the application of the product containing the device. However for the sake of simplicity, in the current example this induced multiplicative factor is set to 1. When actually applying it, the value based upon placement, usage controls and sensitivity to over stresses of the component is determined.

The models used in the FIDES guide for integrated circuits include the following physical stress families:

- thermal;
- temperature cycling;
- mechanical; and

humidity.

NOTE For the sake of keeping the examples simple, the following calculations do not include mechanical and humidity related failure modes. These additional failure modes are considered in a real application.

To compute the digital component die and package base failure rates (i.e. before application of de-rating for operating conditions), it is necessary to consider the following elements:

- $-\lambda_{0TH}$ , the basic failure rate associated with the type of device and process technology; and
- physical stress parameters a and b associated with the type of package.

Those factors are combined using FIDES. Parameters selection can be based on the process technology, type of circuitry and package utilised by the design. Values are available related to Microprocessor, Microcontroller, DSP and SRAM, and PQFP package with 144 pins.

<u>Table 10</u> and <u>Table 11</u> below show the computation of the failure rates used in the quantitative example of a CMOS technology based MCU which consumes 0,5 W power. The digital component die is packaged in a 144 pin quad flat package and cooled by natural convection and low-conductivity board.

Table 10 - base failure rate of the use from 0 r E ribe	Table 10 —	Base	failure	rate e	of the	die	from	UTE	FID	ES
---	------------	------	---------	--------	--------	-----	------	-----	-----	----

Circuit element	λ0 <sub>TH</sub> (FIT)
50 k gate CPU	0,08
16 kB SRAM	0,06
Sum	0,13

#### Table 11 — Base failure rate of the package from UTE FIDES

		λ0 <sub>TCy_</sub>	Case	$\lambda 0_{TCy_Solderjoints}$			
Package	а	b	λ0 <sub>TCy_Case</sub> (FIT)	а	b	λ0 <sub>TCy_Solder</sub> . joints (FIT)	
144 pin PQFP	12,41	1,46	0,01	10,80	1,46	0,03	

Once the base failure rate for the digital component die and package has been generated, a de-rating factor is applied based on thermal effects and operating time. The de-rating factor takes into account:

- junction temperature of the digital component die, which is calculated based on:
  - power consumption of the digital component die; and
  - package thermal resistance, based on package type, number of package pins and airflow.
- an application profile which defines 1 to Y usage phases, each of which is composed of an application "on-time", "cycle time", "cycle delta temperature", and "cycle max temperature", and "ambient temperature".

NOTE The profile for use in the model considers more/other parameters than those provided in the profile of Reference [40].

At first, the simplified mission profile example shown in <u>Table 12</u> is considered.

			Thermal		Thermal cy	vcling	
PHASE	On/ Off	T <sub>annu-</sub> al-phase (hours)	T <sub>ambient</sub> (°C)	ΔT <sub>cycling</sub> (°C)	θ <sub>cy</sub> (hours)	N <sub>cy-an-</sub> nual (hours)	T <sub>max-cy-</sub> cling (°C)
Non-operational day	Off	720	15	10	24,0	30	20
Night start	On	168	60	55	0,25	670	60
Day start	On	335	60	45	0,25	1 340	60
Off-operational day	Off	7,538	15	10	22,5	30	20

Table 12 —	Simplified	mission	profile	exami	ble
	omprinoa		prome.	Chicanny	

The die base failure rate with de-rating factors is computed as in <u>Table 13</u>.

Table 13 — Die base failure rate with te	emperature de-rating factor
--	-----------------------------

Circuit element	λ <sub>0TH</sub> (FIT)	Derating for tem- perature	Effective failure rate (FIT)
50 k gate CPU	0,08	5,79	0,43
16 kB SRAM	0,06	5,79	0,32
Sum	0,13		0,75

For evaluating these de-rating factors, the junction temperature, i.e.  $\Delta T_j$  due to self-heating is calculated as 18 K, using the parameters and formula described in FIDES (see <u>Table 14</u>).

Table 14 — Package base failure rate with	temperature cycling de-rating factor
---	--------------------------------------

		$\lambda_{TCy_{cas}}$	se	$\lambda_{TCy\_solderjoints}$		
Package	λ0 <sub>TCy_case</sub> (FIT)	Derating for cycling	Effective failure rate (FIT)	λ0 <sub>TCy_sol-</sub> derjoints (FIT)	Derating for cycling	Effective failure rate (FIT)
144 pin PQFP	0,01	130	0,75	0,03	10	0,28

Then, the elaborated mission profile example shown in <u>Table 15</u> is considered. The de-rating factors are listed in <u>Table 16</u>.

					Thermal cycling			
DUACE	On/	tannual-phase	<b>T</b> ambient	$\Delta T_{\rm cycling}$	T <sub>eta cy</sub>	N <sub>cy-annual</sub>	T <sub>max-cycling</sub>	
FIASE	Off	(hours)	(°C)	(°C)	(hours)	(hours)	(°C)	
Non-operational day	Off	720	14	10	24,0	30	19	
Night start	On	117	32	22	0,0	670	32	
Day start	On	58	32	18	0,0	1 340	32	
Full load operation	On	201	85	53	1,0	335	85	
Highway operation	On	131	60	28	4,0	30	60	
Off-operational day	Off	7,532	14	10	23,0	30	19	

Circuit element	λ <sub>0TH</sub> (FIT)	Derating for tempera- ture	Effective failure rate (FIT)
50 k gate CPU	0,08	12,44	0,93
16 kB SRAM	0,06	12,44	0,68
Sum (FIT)	0,13		1,61

Table 16 — Effective failure rate	Table	16 —	Effective	failure	rate
-----------------------------------	-------	------	-----------	---------	------

For evaluating these de-rating factors, the junction temperature, i.e.  $\Delta T_j$ , due to self-heating is calculated as 18 K, using the parameters and formula described in FIDES. As shown in Table 17, the component package failure rate is then 0,25 FIT. The solder joints failure rate value in Table 17 is given as information only and is not considered as part of the package failure rate.

#### Table 17 — Package and solder joints failure rate

		$\lambda_{TCy_{cas}}$	e	$\lambda_{TCy_solderjoints}$		
	(FIT)			(FIT)		
Package	λ0 <sub>TCy_case</sub> (FIT)	Derating for cycling	Effective failure rate (FIT)	λ0 <sub>TCy_sol-</sub> derjoints (FIT)	Derating for cycling	Effective failure rate (FIT)
144 pin PQFP	0,01	42	0,25	0,03	4	0,12

#### 4.6.2.2 Permanent base failure rate calculation using field data statistics

It is important to use field data statistics with care, as it is very difficult to get an appropriate estimation. A thorough analysis of the field return process is performed and the result of the analysis is used for the quantitative evaluations. In particular the following topics are evaluated:

- how does the field return process handle known quality issues;
- what kind of information is available about the real mission profile; and
- what is the effectiveness of the field monitoring process.

Because the methodology used to calculate the failure rate from field data has an influence on the confidence level of the resulting failure rate value, the following points are taken into account by the semiconductor suppliers:

- a proper field data collection system as required in ISO 26262-2:2018, 7.4.2.3, NOTE is put in place;
- the goal of the method is not to approximate as close as possible the real failure rate, but to provide
  a failure rate value for which there is a high confidence that it is above the real failure rate value;
- significant source of systematic faults are only removed from the field statistics if the source of the systematic faults has been mitigated;

EXAMPLE 1 An example of a major source of systematic faults is EOS.

NOTE 1 Evidence of mitigation of the source of the systematic fault is documented.

 because the semiconductor suppliers could not be aware of all failures in the field, a correction factor (CF) can be applied to the total number of returns. That factor can depend on many parameters such as the application and the device population used to estimate the field based failure rate;

NOTE 2 Rationale is provided from those semiconductor suppliers who estimate failure rate based on field returns.

 an acceleration factor (AF) corresponding to the temperature stress or to the thermal cycling stress effects can be respectively calculated using applicable, validated thermal strain or brittle fracture model. EXAMPLE 2 Coffin-Manson or Englemaier-Clech methods.

- the total operating time of the products in the field can be estimated using the mission profiles of the products when available. The variability in car usage from the drivers can also be taken into account by estimating the quantity of hours spent in field using for example a mean of 500 hours a year with a standard deviation of 145 hours; and
- the mission profile of the field data is documented and considered appropriately in the quantitative evaluations.

#### 4.6.2.2.1 Exponential model method

The exponential model can be used in general to determine a constant failure rate from field returns. In this model,  $\chi^2$  (chi-square) statistical function gives a good approximation of the failure rate. It is proposed to use an interval estimator with a one-sided upper interval estimation at, at least, 70 % confidence level instead of using a point estimator for the failure rate. That means that with 70 % probability, the real value of the failure rate is below that value. The failure rate can be calculated using the formula below:

$$FIT = \frac{\chi^2_{CL;2n+2} \times 10^9}{2 \times \text{cumulative operational hours} \times AF}$$
(24)

where

- *n* number of failures multiplied by the correction factor;
- *CL* confidence level value (typically 70 %);
- AF acceleration factor.

NOTE The acceleration factor is used to adapt failure rate values from one mission profile to another one as described in <u>4.6.2.2.2</u>.

#### 4.6.2.2.2 Calculation example of hardware component failure rate

In this sub-clause an example of a die failure rate calculation using field data statistics is given using the exponential model method. In this example we assume that the semiconductor supplier is collecting statistics from three products in the field as described in <u>Table 18</u> below.

<i>Т</i> ј (°С)	Chip 1 Phase Duration (hours)	<i>Т</i> ј (°С)	Chip 2 Phase Duration (hours)	<i>Т</i> ј (°С)	Chip 3 Phase Duration (hours)
-20	1 000	-25	100	-20	500
10	2 000	10	500	15	800
30	1 500	35	10 000	45	6 000
45	6 000	55	8 000	80	4 200
70	1 000	90	1 000	100	600
100	1 300	100	200	120	300
130	200	120	200	150	100
<i>T</i> <sub>j,eq</sub> (°C)	55,1	T <sub>j,eq</sub>	51,4	T <sub>j,eq</sub>	67,4
Total duration	13 000	Total duration	20 000	Total duration	12 500

Table 18 — Mission profile and equivalent junction temperature  $T_{i,eq}$ 

NOTE 1 The mission profile equivalent temperature  $T_{j,eq}$  corresponds to the temperature that would have the same effect as the whole mission profile from a temperature stress perspective.  $T_{j,eq}$  can be calculated using the Arrhenius equation. In the above example an activation energy  $E_a$  of 0,3 eV was assumed.

NOTE 2 The device operating hours of the different devices can be summed up together if they are referred to the same reference temperature  $T_{ref}$ . In this example  $T_{ref}$  is 55 °C and the equivalent devices hours at  $T_{ref}$  are calculated using Arrhenius equation associated with an activation energy  $E_a$  of 0,3 eV.

NOTE 3 As shown in Table 19, the failure rate per mm<sup>2</sup> value at the reference temperature  $T_{ref}$  is calculated using the  $\chi^2$  statistical function from the total number of failures and the total number of die area hours. In this example an upper confidence level of 70 % has been used.

Product Name	Die size mm <sup>2</sup>	Mission profile equivalent temp T <sub>j,eq</sub> (°C)	Total Device Operating hours (in million de- vice hours)	Arrhenius Acceleration Factor	Equivalent Operating hoursata T <sub>ref</sub> of 55 °C (in million de- vice hours)	Equivalent die area hours at a T <sub>ref</sub> of 55 °C (in million mm <sup>2</sup> hours)	Nb of failures during warranty period	Nb of fail- ures with CF = 5
Chip1	30	55,1	7 000	1,00	7 022,67	210 680	1	5
Chip2	25	51,4	10 200	0,89	9 066,96	226 674	1	5
Chip3	50	67,4	5 000	1,47	7 359,25	367 963	2	10
		Tota	805 317	Total nb of failures	20			
		FIT/m	m <sup>2</sup> at T <sub>ref</sub> of	55 °C		0,029		

Table 19 — Calculation of failure rate per mm<sup>2</sup> at reference temperature  $T_{ref}$ 

As explained in Figure 17 below, the failure rate per mm<sup>2</sup> at  $T_{ref}$  derived from the field data statistics can then be used to calculate the failure rate of the target product under design (see Table 20).



Figure 17 — Die failure rate calculation method using field data statistics

	Mission profile Equiv. Temp T <sub>j,eq</sub> (°C)	Die size (mm²)	FIT/mm <sup>2</sup> at T <sub>ref</sub>	Arrhenius Accelera- tion Factor	FIT/mm <sup>2</sup> at Equiv. Temp T <sub>j,eq</sub>	Die base failure rate (FIT)
Target Chip under design	75	23	0,03	1,84	0,05	1,22

NOTE 4 Same method is applied to calculate package failure rate but the acceleration factor is calculated using Coffin-Manson or Norris-Landzberg model (as discussed in Reference [15] sub-clause 5.2.7.10 "Failure Modes", Reference [16] sub-clause 5.14 and Reference [9] sub-clause 2.5.1 "Physics of failures and models") instead of Arrhenius model. Figure 18 gives an overview of the methods used to calculate the package failure rate using field data statistics.



Figure 18 — Package failure rate calculation method using field data statistics

NOTE 5 In case that the field data analysis does not distinguish between die and package (as it is the case for example in SN 29500 [38]) then the Arrhenius law can be used to calculate the hardware component (die and package) failure rate using the mission profile temperatures and reference temperature  $T_{ref}$  as in Figure 18.

#### 4.6.2.3 Base failure rate calculation using accelerated life tests

To de-rate from the temperature at which the life test is carried out to the maximum operating temperature an acceleration factor is applied. This calculation uses Arrhenius equation with activation energy of 0,7 eV. It is recommended to estimate and verify activation energy associated with desired failure mechanism.

The number of faults obtained from the sample is used in the  $\chi^2$  distribution function with a certain confidence level to obtain the number of faults that would occur over the entire population tested.

Voltage acceleration is also taken into account when determining the life of devices. For CMOS, this is calculated by taking the gate oxide thickness into consideration and de-rating from the stress test voltage to the life operating voltage.

$$AF_{v} = \exp(\beta) \times [V_{t} - V_{o}]$$

where

- AF<sub>v</sub> voltage acceleration factor;
- Vo gate voltage under typical operating conditions (in Volts);
- V<sub>t</sub> gate voltage under accelerated test conditions (in Volts);
- $\beta$  voltage acceleration coefficient (in 1/Volts).

#### 4.6.2.4 Failure rate distribution methods

The previous sub-clauses detail several methods to determine the base failure rate for the semiconductor component. Depending on the methods, the overall semiconductor component failure rate can be available as a single value or combination of package failure rate and die failure rate. During the safety analysis the semiconductor component failure rate is allocated to the failure modes of elements composing the semiconductor component.

Different distribution methods can be applied:

- failure rate distribution of the die part of the component (i.e. digital blocks, analogue blocks and memories). Two methods can be considered to extract or obtain the distribution:
  - the first method consists of using a failure rate per mm<sup>2</sup> value obtained by dividing the die failure rate or the whole hardware component failure rate (if not separated into package and die contributions) by the die area of the hardware component. The failure rate distribution is done by multiplying the part or subpart area related to the failure mode under analysis by the failure rate per mm<sup>2</sup> value; and
  - the second method is based on base failure rates and elementary subparts. This is done by making an estimation of the number of equivalent gates (or number of transistors) for each part, subpart or basic/elementary subpart related to the failure mode under analysis.
- failure rate distribution of the package. This can be derived only when the failure rate of the package is available. In such a case, for pins that are safety-related, the distribution of the failure rate can be done using a failure rate per pin value which is obtained by dividing the package failure rate by the total number of pins of the package (safety-related or not).

NOTE The selection of the method used can be based on the layout (or planned layout) of the circuit under analysis or on the analysis of how failure modes are shared between the hardware elements.

(25)



Figure 19 — Failure rate distribution

## 4.6.2.5 Base Failure Rate for MCM

The base failure rate for Multi Chip Modules (MCM) is evaluated with care. If industry sources (or a model such as the one described in 4.6.2.1.1) are used to estimate that failure rate, arguments are to be provided to justify the applicability or the customisation of that industry source.

## 4.7 Semiconductor dependent failure analysis

## 4.7.1 Introduction to DFA

The goal of this sub-clause is to provide guidelines for the identification and analysis of possible common cause and cascading failures between given elements, the assessment of their risk of violating a safety goal (or derived safety requirements) and the definition of safety measures to mitigate such risk if necessary. This is done to evaluate potential safety concept weaknesses and to provide evidence of the fulfilment of requirements concerning independence resulting from ASIL decomposition (see ISO 26262-9:2018, Clause 5) or freedom from interference identified during coexistence analysis (see ISO 26262-9:2018, Clause 6).

The scope of this sub-clause is the Dependent Failure Analysis (DFA) between hardware elements implemented within one silicon die and between hardware and software elements. The elements under consideration are typically hardware-elements and their safety mechanisms (specified during the activities of ISO 26262-5).

The scope, analysis method(s) and the necessary safety measures can depend on the nature of the given elements (e.g. only software elements, only hardware elements or a mix of hardware and software elements) and the nature of the involved safety requirements (e.g. fail safe).

As defined in ISO 26262-1:2018, 3.30, the Dependent Failure Initiator (DFI) is the single root cause that leads multiple elements to fail through coupling factors. A list of DFI is provided as a starting point, considering different systematic, environmental and random hardware issues (<u>Table 21</u> to <u>Table 26</u>). Some random hardware DFI, e.g. shared resources or interfering elements of the elements

under consideration, can be considered within the standard safety analysis once the dependencies are identified and can be classified as either residual faults, single-point faults or multiple-point faults (ISO 26262-5:2018, 9.4.2.4, NOTE 1). The DFA addresses those DFI, which are not addressable within the standard safety analysis, in a qualitative way.

EXAMPLE Interfering elements have the capability to corrupt resources of other hardware elements as a consequence of a random hardware fault or systematic fault: e.g. a DMA (direct memory access peripheral) writes to a wrong address and silently corrupts safety-related data.

The list of DFI also contains some typical safety measures used to address these. The necessary safety measures can depend on the nature of the safety requirement. One requirement could be to minimise the occurrence of the dependent failures in the field, another could be to ensure that dependent failures do not violate a safety goal.

#### 4.7.2 Relationship between DFA and safety analysis

The elements for which a DFA is relevant, can already be identified from the safety analyses done in accordance to ISO 26262-5:2018, 7.4.3.

These can be:

- dual-point failure scenarios such as:
  - functions and their safety mechanisms (including the fault reaction path the chain of elements and/or tasks that are required to implement the fault reaction); and
  - functional redundancies (e.g. two current drivers or two A/D converters).
- and single-point (residual) failure scenarios of shared elements that belong to the semiconductor infrastructure like:
  - clock generation;
  - embedded voltage regulators; and
  - any shared hardware resource used by the aforementioned elements.

The safety analysis primarily focuses on identifying single-point faults and dual/multiple-point faults to evaluate the targets for the ISO 26262-5 metrics and define safety mechanisms to improve the metrics if required. The DFA complements the analysis by ensuring that the effectiveness of the safety mechanisms is not affected by dependent failures initiators. As mentioned in ISO 26262-5:2018, 7.4.3, the safety analysis can first be used to support the specification of the hardware design and subsequently for the verification of the hardware design. The DFA can be applied during the specification of the hardware design (e.g. to specify safety mechanisms for the shared elements that have been identified) and also to verify that the assumptions taken during the specification are realised and reach the intended effectiveness.

#### 4.7.3 Dependent failure scenarios

In Figure 20, Element A and Element B are elements that have the potential to fail due to an external root cause. The root cause can be related to a random hardware fault or to a systematic fault.



Figure 20 — Schematic representation of a dependent failures and its DFI

Typical situations related to a random hardware fault can include failure of shared resources or single physical root cause. For these situations a failure rate could be quantified and could be considered in the safety analysis according to ISO 26262-5:2018, Clauses 8 and 9.

NOTE 1 In this case, the risk resulting from this DFI is evaluated within the quantitative safety analysis. Therefore, no separate argument is necessary.

Typical situations related to systematic faults can include environmental faults, development faults, etc.. For these situations it is generally not possible to make a quantitative analysis. Additionally the root cause can be located inside the semiconductor element under consideration or located outside, propagating into the semiconductor element through signal or power supply interfaces for instance.

Figure 20 refers to a coupling mechanism intended to characterise some exemplary properties of the disturbances created by a given root cause. Such properties can help to specify the mitigation measures and also to define the adequate models that can be used to verify the effectiveness of the mitigation measures (see <u>4.7.5.2</u>). They are now introduced:

- coupling mechanism: this characterizes the means by which a root cause induces a disturbance. Known coupling mechanisms are:
  - conductive coupling (electrical or thermal) that occurs when the coupling path between the source and the receiver is formed by direct contact with a conducting body, for example a transmission line, wire, cable, Printed-Circuit Board or "PCB" trace or metal enclosure; and
  - near field coupling that occurs where the source and receiver are separated by a short distance (typically less than a wavelength). Strictly, "Near field coupling" can be of two kinds, electrical induction and magnetic induction. It is common to refer to electrical induction as capacitive coupling, and to magnetic induction as inductive coupling:
    - capacitive coupling that occurs when a varying electrical field exists between two adjacent conductors typically less than a wavelength apart, inducing a change in voltage across the gap; and
    - inductive coupling or magnetic coupling that occurs when a varying magnetic field exists between two conductors in close proximity, typically less than a wavelength apart, inducing a change in voltage along the receiving conductor.
  - mechanical coupling occurs when mechanical force or stress is transferred from the source to the receiver via a physical medium.

EXAMPLE This can be relevant for MEMS, where a particular shock with a particular resonance and waveform might force the comb structures in an accelerometer to stick (also known as stiction). See 5.5.3.2 for more details.

- radiative coupling or electromagnetic coupling occurs when source and receiver are separated by a large distance, typically more than a wavelength. Source and receiver act as radio antennas:

the source emits or radiates an electromagnetic wave which propagates across the open space in between and is picked up or received by the receiver.

- propagation medium: this characterizes the coupling path the disturbance uses through the semiconductor element. Typically it can be:
  - signal lines;
  - clock network;
  - power supply network;
  - substrate;
  - package; and
  - air.
- locality: this characterizes if the disturbance has the potential to affect multiple elements or is limited to a single element. In the latter case the affected element is assumed to produce a wrong output that propagates to multiple elements connected to it (cascading effects);
- timing: this characterizes some properties of the disturbance related to its propagation delay (e.g. for propagation of temperature gradient) or its timing behaviour like periodicity (e.g. in the case of ripple noise over power supply), etc.

In order to illustrate the aforementioned properties two examples are given in <u>Figure 21</u> and <u>Figure 22</u>.





In Figure 21 Element A1 provides the outcomes used by Element C for implementing a safety function. Element A1 and Element A2 are used as redundant elements compared by Element B hardware Comparator and in the case of mismatch (Failure A1 or Failure A2), the "hardware error" signal is activated. In this example, the Element A1 and Element A2 can produce identical erroneous outputs (Error A1 and Error A2) if both elements are affected by a fault that results from a same root cause. The presence of this possible dependent failure cannot be differentiated by Element B at the time that Element A1 and A2 are compared.

NOTE 2 It is assumed for simplification that Element B itself is not affected by the disturbance. Taking into account the assumption that Element B is operational it is further assumed that as long as Error A1 and Error A2 present some temporal or spatial dissimilarity, the dependent failures situation can be controlled. Such dissimilarity can be the consequence of differences in the manner the disturbance propagates to both elements (e.g. different propagation delay of a signal glitch that takes different physical routes to reach boundaries of Element A1 and Element A2) or in differences in the effect (e.g. if the effect is a signal timing violation, it can have different effect on the respective logic of Element A1 and Element A2).



Figure 22 — Dependent failures due to resource sharing

Figure 22 extends Figure 21 where Element A1 and Element A2 produce erroneous outputs caused by an erroneous output of the shared Element X that is affected by a fault that results from a root cause external to the element itself. The erroneous output of Element X propagates to both Element A1 and Element A2. Element X is representative of the dependent failures initiators that fall into the category "Shared Resources".

### 4.7.4 Distinction between cascading failures and common cause failures

Dependent failures analysis addresses both common cause failures and cascading failures. While in some cases this differentiation is necessary (such as for ISO 26262-9:2018, Clause 7), in other cases (such as for semiconductor devices) the exact differentiation between a cascading failure and a common cause failure in a given failure scenario is not always possible or useful. In this case, the two failure scenarios are not differentiated any further.

If the focus of the DFA is to provide evidence of freedom from interference (coexistence) between two given elements (e.g. Element A and Element B) as required in ISO 26262-9:2018, Clause 7, the following approach can be used:

- identify the failure modes of Element A that can have an impact on Element B;
- identify if these failure modes lead to possible violation of the safety goal due to Element B failure;
- if necessary define appropriate safety measures to mitigate the risk (e.g. for a DMA specify a safety mechanism that monitors the addresses generated by the DMA); and
- if necessary repeat this analysis with switched roles.

## 4.7.5 Dependent failure initiators and mitigation measures

#### 4.7.5.1 List of dependent failure initiators and related mitigation measures

The following classification of DFI can be used:

- failure of shared resources;
- single physical root cause;
- environmental faults;
- development faults;
- manufacturing faults;
- installation faults; and

## ISO 26262-11:2018(E)

service faults.

NOTE 1 Other classifications of DFI are possible.

For each class of dependent failures, possible measures are provided.

NOTE 2 The listed measures are examples provided as a non-exhaustive list of possible solutions. Their effectiveness depends on several factors including the type of circuits and the technology which means that their effectiveness for possible DFIs will vary. For that reason, it is recommended to provide evidence to demonstrate the claimed effectiveness. Some measures by themselves can be not enough to achieve an appropriate risk reduction. In this case an appropriate combination of different measures can be chosen.

The measures have been split into:

- measures which prevent the dependent failures occurring during operation; and
- measures which do not prevent the occurrence of the dependent failures but prevent them from violating a safety goal.

NOTE 3 DFIs that are caused by software are not included in this DFIs list. Correct software development is addressed by ISO 26262-6. Results of the DFA can affect the ASIL allocation of software elements.

NOTE 4 Service in automotive typically happens by replacement of the whole ECUs or sensor modules. Semiconductor components are typically not serviced. Therefore service faults are usually not DFI for semiconductor parts.

Table 21 — Dependent failure initiators due to random hardware faults of shared resou	rces
---	------

DFI examples	Failures in common clock elements (including PLL, clock trees, clock enable sig- nals, etc.)
	Failures in common test logic including DFT (Design for Test) signals, scan chains etc., common debug logic including debug routing network (network that provides access to analogue or digital signals or enables reading of digital registers) and trace signals (mechanism to trace one or more signals synchronously, e.g. controlled by triggers or trace clocks and read the result afterwards)
	Failures in power supply elements including power distribution network, common voltage regulators, common references (e.g. band-gaps, bias generators and related network)
	Non simultaneous supply switch on, that can cause effects like latch up or high in- rush current
	Failures in common reset logic including reset signals
	Failures in shared modules (e.g. RAM, Flash, ADC, Timers, DMA,
	Interrupt Controller, Busses, etc.)
Measures to prevent dependent failures from violating the safety goal	Dedicated independent monitoring of shared resources (e.g. clock monitoring, voltage monitoring, ECC for memories, CRC over configuration register content, signalling of test or debug mode)
	Selective hardening against soft errors or selected redundancy
	Self-tests at start-up or post-run or during operation of the shared resources
	Diversification of impact (e.g. clock delay between master & checker core, diverse master and checker core, different critical paths)
	Indirect detection of failure of shared resource (e.g. cyclic self-test of a function that would fail in the case of a failure of the shared resource)
	Indirect monitoring using special sensors (e.g. delay lines used as common-cause failure sensors)
Measures to prevent the occurrence of	Fault avoidance measures (e.g. conservative specification), functional redundancies within shared resources (e.g. multiple via/contacts),
dependent failures during operation	Fault diagnosis (e.g. ability of identifying and isolating or reconfiguring/replacing failing shared resources, corresponding design rules)
	Dedicated production tests (e.g. end-of-line tests for SRAM capable of finding com- plex faults)
	Separate resources to reduce the amount or scope of shared resources
	Adaptive measures to reduce susceptibility (e.g. voltage/operating frequency decrease)

DFI examples	Short circuits (e.g.: local defects, electro migration, via migration, contact migration, oxide break down)
	Latch up
	Cross talk (substrate current, capacitive coupling)
	Local heating caused e.g. by defective voltage regulators or output drivers
Measures to prevent dependent failures	Diversification of impact (e.g. clock delay between master & checker core, diverse master and checker core, different critical paths)
from violating the safety goal	Indirect detection (e.g. cyclic self-test of a function that would fail in the case of phys- ical root cause) or indirect monitoring using special sensors (e.g. delay lines used as common-cause failure sensors)
Measures to prevent	Dedicated production tests
the occurrence of dependent failures during operation	Fault avoidance measures (e.g. physical separation/isolation, corresponding de- sign rules)
0.1.	Physical separation on a single chip

## Table 22 — Dependent failures initiators due to random physical root causes

## Table 23 — Systematic dependent failure initiators due to environmental conditions

DFI examples	Temperature
	Vibration
	Pressure
	Humidity/Condensation
	Corrosion
	EMI
	Overvoltage applied from external
	Mechanical stress
	Wear
	Aging
	Water and other fluids intrusion
Measures to prevent dependent failures from violating the safety goal	Diversification of impact (e.g. clock delay between master & checker core, diverse master and checker core, different critical paths)
	Direct monitoring of environmental conditions (e.g. temperature sensor) or indirect monitoring of environmental conditions (e.g. delay lines used as dependent -failure sensors)
Measures to prevent	Fault avoidance measures (e.g. conservative specification/robust design)
the occurrence of dependent failures	Physical separation (e.g. distance of the die from a local heat source external to the die)
during operation	Adaptive measures to reduce susceptibility (e.g. voltage/operating frequency decrease)
	Limit the access frequency or limit allowed operation cycles for subparts (e.g. specify the number of write cycles for an EEPROM)
	Robust design of semiconductor packaging

	-
DFI examples	Requirement faults
	Specification errors
	Implementation faults, i.e. incorrect implementation of functionality
	Lack or insufficiency of design measures to avoid crosstalk
	Lack or insufficiency of Latch up prevention measures
	Wrong configuration
	Layout faults, such as incorrect routing e.g. over redundant blocks, insufficient insu- lation, insufficient separation or isolation, insufficient EMI shielding
	Temperature due to heating of power consuming parts of the die Temperature gradi- ents causing mismatches within sensitive measurement circuitry
Measures to prevent dependent failures from violating the safety goal	Monitors (e.g. protocol checkers)
Measures to prevent the occurrence of dependent failures during operation	Design process compliant with the ISO 26262 series of standards
	Diversity (Depending on the DFI, diversity can be intended either as implementa- tion/functional/architectural diversity or as development diversity)

## Table 24 — Systematic dependent failure initiators due to development faults

## Table 25 — Systematic dependent failure initiators due to manufacturing faults

DFI examples	Related to processes procedures and training
	Faults in control plans and in monitoring of special characteristics
	Related to software flashing and end-of-line programming (e.g. wrong versions or wrong programming conditions, protocols or timings)
	Mask misalignment
	Incorrect End-of-Line trimming or fusing (e.g. Laser trimming, OTP or EEPROM pro- gramming of calibration coefficients or customization settings)
Measures to prevent dependent failures from violating the safety goal	none
Measures to prevent	Dedicated production tests
the occurrence of dependent failures	Compliance to ISO 26262 series of standards (see <u>4.9</u> )
during operation	Diversity (depending on the DFI, diversity can be intended either as implementation/ functional/architectural diversity or as development diversity)

DFI examples	Related to wiring harness routing
	Related to the inter-changeability of parts
	Failures of adjacent items or parts or elements. (e.g. wrong configuration of a con- nected interface delivering data to an input, or incorrect load on a driven output)
	Wrong PCB connection
	Wrong configuration (e.g. of spare memory usage)
Measures to prevent de- pendent failures from violating the safety goal	None
Measures to prevent	Dedicated installation tests
the occurrence of dependent failures	Compliance to ISO 26262 series of standards (see $4.9$ )
during operation	Diversity (depending on the DFI), diversity can be intended either as implementa- tion/functional/architectural diversity or as development diversity

#### 4.7.5.2 Verification of mitigation measures

This sub-clause introduces exemplary methods to evaluate the effectiveness to control or avoid dependent failures. The methods can be based on:

— analytical approach using known principles;

EXAMPLE 1 Reference [4] and similar provide analytical approaches that can be used as a basis to evaluate the effectiveness of the provided safety measures addressing dependent failures.

 pre-silicon simulation using documented test protocols to provide evidence of robustness against the identified DFI;

EXAMPLE 2 Test protocols that allow simulation of clock or power supply disturbances, EMI simulations etc. The simulation can be based on different levels of abstraction (based on the fault model to be targeted) and use adequate fault injection techniques to produce the intended disturbance.

- post-silicon robustness tests (e.g. EMI test, burn-in studies, accelerated aging test, electrical stress tests); and
- expert judgment supported by documented rationale.

A combination of measures can be used, e.g. References [24], [21] and similar provide a mix of analytical, fault injection and expert judgment based approaches that can be used as a basis to evaluate the effectiveness of the provided safety measures addressing dependent failures.

NOTE 1 The results and the arguments are documented and justified.

NOTE 2 Following what is noted in ISO 26262-9:2018, 7.4.2, NOTE, the use of beta factors as in IEC 61508-2:2010 [14] for the quantification of coupling effects is not considered in general a sufficiently reliable method.

The level of detail of the evaluation is commensurate with the type of DFI, the claimed safety measures and application.

As stated in the EXAMPLE in ISO 26262-9:2018, 7.4.7, diversity is a measure that can be used to prevent, reduce or detect common cause failures. In case diversity is used as a method to control or avoid dependent failures, a rationale is provided to demonstrate that the level of implemented diversity is commensurate to the targeted DFI.

EXAMPLE 3 A rationale can be provided with a combination of analytical approach and fault injection (e.g. as described in Reference [24]). For details on fault injection, see <u>4.8</u>.

In the case where isolation or separation is used as a method to control or avoid dependent failures, a rationale is provided to demonstrate that the level of implemented isolation or separation is commensurate to the targeted DFI.

EXAMPLE 4 Simulation can be used to provide evidence that the distance between two separated blocks is sufficient to avoid the targeted DFI.

#### 4.7.6 DFA workflow

The purpose of the DFA workflow is to identify the main activities that are judged necessary to understand the operation of the safety measures that are implemented to assure achievement of the safety requirements and verify that they comply with the requirements for independence or freedom from interference.



Figure 23 — DFA workflow

NOTE 1 Firmware and any micro-code running on programmable HW elements, irrespective of whether they are classified as CPUs or not, can be considered to be SW elements.

NOTE 2 Safety measures can be activities that show a failure is not relevant for the DFA.

#### 4.7.6.1 DFA decision and identification of hardware and software elements (B1)

A DFA is conducted, according to ISO 26262-9:2018, Clause 7, whenever a semiconductor element is required to have independence or freedom from interference e.g.:

- diagnostic functions assigned to hardware or software elements;
- similar or dissimilar redundancy of hardware or software elements;
- shared resources on the hardware component or part (e.g. clock, reset, supply memory, ADC, I/O, test logic);
- execution of multiple software tasks on shared hardware;
- shared software functions (e.g. I/O-routines, interrupt handling, configuration, math library or other library functions); and
- independence requirements derived from ASIL decomposition on system or element level that affect different elements on the IC, where the DFA needs to provide evidence of sufficient independence in the design or that the potential common causes lead to a safe state (refer to ISO 26262-9:2018, Clause 5).

The inputs to this step are:

- the technical safety requirements, in particular the independence and freedom from interference requirements resulting from the safety concept on system level;
- the description of the architecture, which can include block diagrams, flow charts, fault trees, state diagrams, hardware partitioning, software partitioning; and
- the safety measures.

The focus of this step is to analyse the architecture and identify each pair or group of elements that can be affected by any of the above listed cases and evaluate if the architectural description is detailed enough to capture the overall design dependencies. The outcome of this step is a list of each pair or group of elements that can be affected by dependent failures and associated independence or freedom from interference requirements.

#### 4.7.6.2 Identification of DFI (B2)

This step is based on the prior architectural analysis and it targets a check of the completeness of the derived independence or freedom from interference requirements and breaks them down wherever different initiators can lead to a dependent failure.

A list of typical DFI as provided in <u>4.7.5.1</u> can be used to prove whether known dependent failures, other than those that were derived from the architecture, can be applied. Further it is crosschecked if dependent failures mechanisms were identified during the quantitative analysis.

The outcome of this step is a consolidation of the list from the previous step.

# 4.7.6.3 Sufficiency of insight provided by the available information on the effect of identified DFI (B3 & B4)

This step verifies that the available documentation provides sufficient insight to each DFI that was evaluated during previous steps. Where additional information is required to judge the validity of a DFI

for the target architecture, it is added and the identification of the DFI (step 2) is finished based on the updated descriptions.

NOTE A hierarchical approach is recommended so that the analysis can be performed at an appropriate level of detail. For instance a top level view reveals what the shared resources are. Then a breakdown view that encapsulates a hardware subpart and its safety measures can be used to identify dependencies at the design level.

#### 4.7.6.4 Consolidation of list of relevant DFI (B5)

Based on the information provided, the list of identified DFA relevant elements, independence requirements and the related DFI for the fulfilment of the safety requirements is consolidated (e.g. by review).

From the consolidated list, dependent failures that are caused by random hardware faults can be incorporated into the quantitative analysis of the required metrics in accordance with ISO 26262-5:2018 Clauses 8 and 9.

#### 4.7.6.5 Identification of necessary safety measures to control or mitigate DFI (B6)

In order to fulfil independence requirements or freedom from interference requirements, necessary safety measures are added to mitigate the effect of the dependent failures that are relevant for the target architecture.

Sub-<u>clause 4.7.5.1</u> provides a list of examples of DFI and measures known to be effective. Finally the required safety measures are documented.

NOTE 1 For dependent failures that arise from random hardware faults the result of the quantitative analysis can be used to identify those that are relevant to achieve the targeted metrics in accordance with ISO 26262-5:2018 Clauses 8 and 9.

NOTE 2 If quantifiable random hardware failures are identified as being possible DFIs (e.g. a shared oscillator delivering a clock that is too fast for the timing constraints of a digital core; overvoltage delivered to an internal supply due to a fault of a supply voltage regulator) they are taken into account for the quantitative analysis (see ISO 26262-5:2018, 9.4.3.2, NOTE 1). For the case that they are not quantifiable (e.g. the influence of timing effects caused by a fault in a clock tree; thermal coupling effects between an element and its safety mechanism; substrate currents due to a fault in one of the blocks) the evaluation and definition of mitigation measures is continued qualitatively (see ISO 26262-9:2018, 7.4.2).

## 4.7.6.6 Sufficiency of insight provided by the available information on the defined mitigation measures (B7 & B8)

This step verifies that the available documentation provides sufficient insight to analyse the effectiveness of the safety measures that were introduced during the previous step. If the information available is deemed insufficient for proper evaluation, additional details can be added to the DFI mitigation measure definition.

#### 4.7.6.7 Consolidate list of safety measures (B9)

The list of the defined safety measures for the mitigation of dependent failures is consolidated based on the updated documentation (e.g. by review).

NOTE 1 For safety measures that were incorporated into the quantitative analysis (see B5) the effect of the safety measure can also be evaluated quantitatively.

NOTE 2 Additional safety measures which are introduced to mitigate DFIs, irrespective of whether they were introduced due to quantitative or qualitative evaluation, change the chip area and thus influence the failure rate distribution over each part of the chip. Thus the quantitative analysis usually is updated.

#### 4.7.6.8 Evaluation of the effectiveness to control or to avoid the dependent failures (B10)

The effectiveness of the introduced safety measures to mitigate or avoid dependent failures is verified. The verification methods that can be applied are identical to those that are applied in the case of safety measures defined to avoid or mitigate the effect of random hardware or systematic failures according to ISO 26262-5:2018, Clause 10. The following techniques can be useful:

- FTA, ETA, FMEA;
- fault injection simulation;
- application of specific design rules based on technology qualification tests;
- overdesign with respect to e.g. device voltage classes or distances;
- stress testing with respect to temperature profile or overvoltage of supply and inputs;
- EMC and ESD testing; and
- expert judgement.

NOTE 1 The results and the arguments are documented and justified.

The elements used to implement the safety measures are included in the quantitative analysis according to ISO 26262-5:2018, Clause 8 and 9.

NOTE 2 In the case where an introduced safety measure can be the subject of dependent failures as well, their avoidance or mitigation is evaluated by (re)applying the DFA procedure for the newly introduced dependent failures.

NOTE 3 If there is proven experience with similar measures to mitigate dependent failures, it can be used to judge effectiveness of the measure under analysis, given that the transferability of the result can be argued.

NOTE 4 During the analysis, possible relationships between the hardware and software can be considered (see ISO 26262-6:2018, Clause 6)

# 4.7.6.9 Assessment of risk reduction sufficiency and if required improve defined measures (B11 & B12)

To close the DFA an evaluation of the remaining risks of dependant failures is completed. If the mitigation is not regarded to be sufficient, the safety measure is improved (B12) and the evaluation of the effectiveness is repeated.

For the case that residual risks can be quantified, they could be accounted in the quantitative analysis (if not already done in the quantitative analysis path via B5 & B9). For example in the case of a function and its safety mechanism which are affected by a dependent failure, the failure mode coverage of the safety mechanism is reduced accounting for the unmitigated dependencies.

NOTE If the targeted metrics of quantitative analyses are achieved, risk is understood as sufficiently low from the random hardware fault point of view, even if no safety measure is allocated to the hardware element which is affected by the fault that was identified as relevant DFI. Systematic DFIs concerning the same element are handled in the DFA on a qualitative base and can lead to the definition of safety measures independent of the quantitative analysis result.

#### 4.7.7 Examples of dependent failures analysis

Detailed examples of dependent failures analysis according to this sub-clause are described in <u>Annex B</u> of this document.

#### 4.7.8 Dependent failures between software element and hardware element

Hardware and software dependent failures are in general considered separately. A joint consideration of hardware and software dependent failures is done in cases in which the safety mechanism addressing the hardware is implemented in software.

EXAMPLE 1 Software based CPU Self-Test is combined with an independent hardware watchdog so that in case the CPU fails either the CPU Self-Test will detect it or the watchdog would catch it.

EXAMPLE 2 Within the E-GAS concept [55] the layer 2 software monitors the layer 1 software. Both software elements can run on the same hardware element. Layer 1 and layer 2 are already diverse to each other which contributes to the reduction of dependent faults violating the safety goal. To further reduce the probability of safety goal violation due to dependent faults in hardware, additional safety measures are introduced, e.g. a program flow monitoring and a CPU Self-Test to address dependent failures in the CPU, inverted redundant storage of important layer 2 variables in the RAM module and an independent challenge and response watchdog to ensure the relevant software modules have been executed.

#### 4.8 Fault injection

#### 4.8.1 General

Fault injection at the semiconductor component level is a known methodology (see References [30], [31], [32], [33] and [21]) which can be used to support several activities of the lifecycle when the safety concept involves semiconductor components.

In particular, for semiconductor components, fault injection can be used for:

- supporting the evaluation of the hardware architectural metrics; and
- evaluating the diagnostic coverage of a safety mechanism;

NOTE 1 If it is impractical to achieve accurate results in a reasonable time with reasonable resources, then it is possible to limit the scope of the injection campaign (e.g. injection campaigns on IP block level only), use only analytical methods or use a combination of analytical methods and fault injection.

EXAMPLE 1 Fault injection is used to verify the diagnostic coverage provided by software-based hardware tests or hardware-based safety mechanisms such as hardware built-in self-test.

- evaluating the diagnostic time interval and the fault reaction time interval; and
- confirming the fault effect.

EXAMPLE 2 Fault injection is used to evaluate the probability that a fault will result in an observable error at the output of an IP in the context of specific inputs, for example to compute the architectural vulnerability factor for transient faults as described in Reference [25].

 supporting the pre-silicon verification of a safety mechanism with respect to its requirements, including its capability to detect faults and control their effect (fault reaction).

EXAMPLE 3 Fault injection is used to cause an error to trigger a hardware-based safety mechanism and verify the correct reaction at related software-level.

EXAMPLE 4 Fault injection is used during pre-silicon verification of safety mechanisms to verify specific corner cases.

EXAMPLE 5 Fault injection is used during integration of the safety mechanisms to verify interconnectivity.

#### 4.8.2 Characteristics or variables of fault injection

With respect to fault injection, the following information can help the verification planning:

- the description and rationale of the fault models, and related level of abstraction;

## ISO 26262-11:2018(E)

- type of safety mechanism including required confidence level;
- observation points and diagnostic points;
- fault site, fault list; and
- workload used during fault injection.

In particular, the verification planning describes and justifies:

- the fault model and the related level of abstraction:
  - As clarified in the following clauses for DFA, digital, analogue and PLD, fault injection can be performed at the appropriate level depending on the fault model being considered, the specific semiconductor technology, feasibility, observability and use case; and

NOTE 1 Depending on the purpose, fault injection can be implemented at different abstraction levels (e.g. semiconductor component top-level, part or subpart level, RTL, etc.). A rationale for the abstraction level is provided.

EXAMPLE 1 Selection of the abstraction level can also depend on the nature of the fault that is intended to be modelled by fault injection: a stuck-at fault can be injected in a gate level netlist, whereas for bit-flips an RTL abstraction is sufficient.

NOTE 2 Selection can also depend on the required accuracy.

EXAMPLE 2 The evaluation of the diagnostic coverage for a CPU software-based hardware test by the injection of port faults or net faults in a gate level netlist, has a high confidence level.

- the level at which to observe the effect of faults (observation points) and at which to observe the reaction of a safety mechanism (diagnostic points).

EXAMPLE 3 For the verification of the diagnostic coverage of a parity circuit, the observation and diagnostic points can be set at the part or subpart level.

EXAMPLE 4 For the verification of the diagnostic coverage of a loopback between different IOs, they can be set at the top level.

NOTE 3 If top level fault injection is not feasible, for example, due to the complexity of the semiconductor component under test, fault injection can be performed at the part or subpart level by creating a model of the safety mechanism in the simulation environment itself. Observation and diagnostic points are set accordingly. Evidence is provided to show that the model used sufficiently reflects the safety properties of the safety mechanism.

EXAMPLE 5 In the complete RTL representation of a microcontroller with a watchdog, the watchdog is replaced by a functionally equivalent model.

 the fault injection method. Depending on the purpose, feasibility and observability, fault injection can be implemented via different methods;

EXAMPLE 6 Direct fault injection where the fault site is known; fault injection by formal methods; fault injection by emulation; fault injection by irradiation.

 the location (fault site) and number of faults (fault list) to be injected, considered in relationship to the failure mode being verified.

NOTE 4 A sampling factor can be used to reduce the fault list, if justified with respect to the specified purpose, confidence level, type/nature of the safety mechanism, selection criteria etc.

NOTE 5 Selection criteria include (e.g. References [57] and [58]): Sample size *n* (e.g. how many faults and time points were simulated or analysed); the result of the analysis of the sample *p* (e.g. the ratio of stuck-at faults detected by a safety mechanism); the "desired confidence"  $\alpha$ ; the margin of error (Confidence Interval) *CI*, sometimes denoted by a value *d* such that the margin of error is  $p \pm d$ ; statistical independence. A justification is provided for the choices.

EXAMPLE 7 When verifying the diagnostic coverage of a dual-core lock-step, the relevant fault population could be limited to the compared CPU outputs and related fault locations.

EXAMPLE 8 When verifying the diagnostic coverage of a software-based hardware test, CPU internal faults are relevant.

NOTE 6 Techniques like fault collapsing can also be used to reduce the faults population to prime faults.

- the fault injection controls, with respect to the related claim in the respective safety analysis; and

EXAMPLE 9 Fault injection controls can include the type of fault to be injected, the duration of a transient fault, the number of faults injected in a simulation run, time and location of fault occurrence and the window of observation of the expected action of a safety mechanism.

 the test bench (workload) used during fault injection. Depending on the specific purposes, the test bench can be derived from the functional test suite of the circuit or from a test bench similar to the expected use case.

EXAMPLE 10 For the verification of the completeness and correctness of a dual-core lock-step comparator, a basic workload is used, i.e. stimulating only a portion of the CPU such as the outputs.

EXAMPLE 11 For the verification of the diagnostic coverage of an asymmetric redundancy, a set of stimuli derived from the functional test suite is used.

EXAMPLE 12 For the verification of  $F_{safe}$  (see Reference [61]) for transient faults, a workload similar to the expected use case is considered.

EXAMPLE 13 For a software based hardware test for a CPU, the workload is primarily the test itself.

#### 4.8.3 Fault injection results

Results of fault injection can be used to verify the safety concept and the underlying assumptions as listed in 4.8.1 (e.g. the effectiveness of the safety mechanism, the diagnostic coverage and number of safe faults).

NOTE 1 Evidence of fault injection is maintained in the case of inspections during functional safety audits.

NOTE 2 An exact correspondence between the fault simulated and the fault identified in the safety analysis (e.g. for open faults) could not always exist. In such a case refinement of the safety analysis can be based on the results of other representative faults (e.g. N-detect testing as reported in <u>5.1.10.2</u>).

#### 4.9 Production and Operation

#### 4.9.1 About Production

The first objective of ISO 26262-7:2018 Clauses 5 and 6 is to develop and maintain a production process for safety-related elements or items that are intended to be installed in road vehicles.

Semiconductor products typically use standardised production processes such as wafer processing and die assembly operations. It is possible that a production process is developed for a specific product or package, but this is less common than using a standardised flow. It is not generally possible to identify distinct steps in the process flow as being safety-related or not, so everything is considered as being safety-related.

A semiconductor product is typically designed using a target process technology and an associated library of device models that represent the electrical characteristics of a device fabricated with that technology. Element design is implemented in a process technology by following a sequence of standardised manufacturing processes (e.g. diffusion, oxide deposition, ion implantation, die assembly) each of which typically has risk mitigation in place through methods such as process FMEA and control plans. Libraries of device models used during product development represent the devices (e.g. transistors, resistors, capacitors) fabricated in that process technology. The element's safety-related production requirements can be fulfilled by following a controlled semiconductor manufacturing

process compliant with a quality standard. The product and process are both also verified by a manufacturing test. The manufacturing test evaluates element performance against the element's electrical specification. Manufacturing process performance is evaluated against the process control specification as per the process control plan. This testing process helps assure that the manufactured element complies with its requirements including the hardware safety requirements.

#### 4.9.2 Production Work Products

The requirements of ISO 26262-7:2018, Clauses 5 and 6 could be complied with by meeting the requirements of a quality management system compliant to standards such as IATF 16949:2016 [51]. A semiconductor supplier or subcontractor with a quality management system compliant to such standard can find that existing work products can be partially or fully reused to satisfy the requirements of ISO 26262-7:2018, Clauses 5 and 6.

EXAMPLE 1 The safety-related content of the production control plan (see ISO 26262-7:2018, 5.5.2) can partially or fully re-use the content of the quality management system's production control plan.

EXAMPLE 2 The control measures report (see ISO 26262-7:2018, 6.5.1) can partially or fully re-use the content of the quality management system's control measures report.

#### 4.9.3 About service (maintenance and repair), and decommissioning

Typically, within the context of ISO 26262 series of standards, semiconductor components have no maintenance or decommissioning requirements, and are not serviceable. As a result, the safety plan will typically tailor out the work products associated with maintenance, repair and decommissioning as they are out of scope for a semiconductor element.

An alignment on expectations for both the semiconductor supplier and the customer concerning service and decommissioning can be included in the DIA.

## 4.10 Interfaces within distributed developments

ISO 26262–8:2018, Clause 5 describes the procedures and allocates responsibilities within distributed developments for items and elements. The goal of this sub-clause is to clarify the term "supplier" with respect to distributed developments involving semiconductors.

If the semiconductor developer is part of a distributed development as a supplier, it is subject to the requirements of ISO 26262-8:2018 Clause 5. The customer (i.e. Tier 1 or semiconductor integrator) is responsible for managing the semiconductor developer as a supplier with respect to safety-related development responsibility. Work products of ISO 26262-8:2018, Clause 5 which can be executed by the semiconductor developer in this context include but are not limited to:

- development interface agreement (ISO 26262-8:2018, 5.5.2); and
- supplier's safety plan (ISO 26262-8:2018, 5.5.3).

A semiconductor developer can also be a customer in a distributed development. Suppliers to semiconductor developers can be internal or external to the semiconductor developer's organization. In all such cases the semiconductor developer is responsible for managing their suppliers with respect to safety-related development responsibility. The supplier's work products for compliance to ISO 26262-8:2018, Clause 5 become part of the semiconductor developer's safety argument. Work products of ISO 26262-8:2018, Clause 5 which can be executed by the semiconductor developer in this context include but are not limited to:

- development interface agreement (ISO 26262-8:2018, 5.5.2);
- supplier selection report (ISO 26262-8:2018, 5.5.1); and
- functional safety assessment report (ISO 26262-8:2018, 5.5.4).

The lowest level of a safety-related distributed development is the level at which the responsibility for safety ends. There can be suppliers at lower levels who do not have safety responsibility, such as suppliers of manufacturing materials. These lower level suppliers can be subject to requirements outside the scope of ISO 26262, such as the requirements of a quality management system.

### 4.11 Confirmation measures

The confirmation reviews, functional safety audit and functional safety assessment for semiconductors are carried out according to ISO 26262-2:2018, 6.4.10, 6.4.11 and 6.4.12.

The applicability of those clauses to semiconductors is tailored according to the context in which the semiconductor device is assessed. If the semiconductor device is being developed as an SEooC, the tailoring can be done following the guidelines in ISO 26262-10 [61]. In the case of intellectual properties, the tailoring can be done following the guidelines in  $\underline{4.5}$  of this document.

In general, each confirmation review concerning safety at the item level will be tailored out as they are typically out of scope for a semiconductor supplier.

NOTE The tailoring can be supported by checklists.

EXAMPLE The functional safety audit can be tailored by means of a Process Safety Audit (PSA). The PSA is executed according to a checklist. The PSA checklist is based on the Safety Plan and lists which activities and work products are required according to the context in which the semiconductor device is assessed. If gaps are identified, measures are put in place to cover those gaps. The PSA is performed with the required level of independence for functional safety audit as listed in ISO 26262-2:2018, Table 1.

## 4.12 Clarification on hardware integration and verification

The following <u>Table 27</u> and Table 28 show how ISO 26262-5:2018, Table 10 and Table 11 can be applied to semiconductors.

NOTE 1 The tables are a starting point and can be modified for specific use cases with an appropriate rationale.

Method	Interpretation at semiconductor level
Analysis of requirements	Relevant safety requirements are allocated to the semicon- ductor device. This is usually done in the semiconductor industry during IC pre-silicon verification (at simulation level) and post-silicon verification (at silicon level)
Analysis of internal and external interfaces	Each pre or post silicon verification activity related to the IC integration and to the IC IOs can be claimed to be addressing this entry
Generation and analysis of equivalence classes	Test-benches are selected according to homogenous groups of features
Analysis of boundary values	Standard verification technique
Knowledge or experience based error guessing	e.g. potential design concerns identified in external analy- sis, e.g. design FMEA
Analysis of functional dependencies	Standard verification technique
Analysis of common limit conditions, sequences and sources of common cause failures	e.g. tests on clock, power, temperature, EMI
Analysis of environmental conditions and opera- tional use cases	e.g. temperature cycling, SER experiments, HTOL tests
Standards if existing	e.g. standard for CAN, I2C, UART, SPI etc.
Analysis of significant variants	e.g. PVT (Process skews, Voltage, Temperature), character- ization tests

# Table 27 — Methods for deriving test cases for hardware integration testing at semiconductor level

Method	Interpretation at semiconductor level
Functional testing	Can be covered by pre-silicon verification tech- niques
Electrical testing	Can be covered by post-silicon verification tech- niques, limited to hardware safety requirements that can be verified at that level
Fault injection testing	See <u>4.8</u>

## Table 28 — Hardware integration tests to verify the completeness and correctness of the implementation of the hardware safety requirements at semiconductor level

Concerning <u>Table 27</u>, the use of the word "test case" is applied somewhat differently between systems and semiconductor components. Semiconductor components are tested in two ways:

- post-silicon verification focuses on correct integration and freedom from systematic faults and is applied to a small subset of devices; and
- production testing focuses on faults that can occur during production. State of the art production testing applies structural tests. Production testing is applied to all produced devices. This relates to clause "Production" and is not within scope of hardware integration verification.

NOTE 2 In this context, the term "test cases" refers to validation test cases that test the functional and the electrical behaviour of the design. Test structures and test equipment implemented for production testing can also be helpful for post-silicon verification.

Several of the methods included in <u>Table 27</u> are, in general, standard for a semiconductor test process as they relate directly to verification of data sheet technical specifications over the specified operating range (e.g. voltage, temperature, frequency) unless indicated otherwise. Methods of equivalence classes and error guessing are, in general, less relevant for the testing of semiconductor hardware and therefore less commonly used.

## 5 Specific semiconductor technologies and use cases

#### 5.1 Digital components and memories

#### 5.1.1 About digital components

Digital components include the digital part of components like microcontrollers, System on Chip (SoC) devices and Application Specific Integration Circuits (ASICs).

## 5.1.2 Fault models of non-memory digital components

A list of often used digital fault models include (e.g. References [56], [60]):

- permanent, as further detailed below; and
  - stuck-at fault: a fault in a circuit characterized by a node remaining at either a logic high (1) or at a logic low (0) state regardless of changes in input stimuli;
  - open-circuit fault: a fault in a circuit that alters the number of nodes by breaking a node into two or more nodes;
  - bridging fault: two signals that are connected unintentionally. Depending on the logic circuitry employed, this can result in a wired-OR or wired-AND logic function. Normally restricted to signals that are physically adjacent in the design; and

- Single Event Hard Error (SHE): an irreversible change in operation resulting from a single radiation event and typically associated with permanent damage to one or more elements of a device (e.g. gate oxide rupture).
- transient, as further detailed below.
  - Single Event Transient (SET): A momentary voltage excursion (e.g. a voltage spike) at a node in an integrated circuit caused by the passage of a single energetic particle;
  - Single Event Upset (SEU): A soft error caused by the signal induced by the passage of a single energetic particle;
  - Single Bit Upset (SBU): A single storage location upset from a single event;
  - Multiple Cell Upset (MCU): A single event that induces several bits in an IC to fail at the same time. The error bits are usually, but not always, physically adjacent; and
  - Multiple Bit Upset (MBU): Two or more single-event-induced bit errors occurring in the same nibble, byte, or word. An MBU could be not corrected by a simple ECC (e.g. a single-bit error correction).

NOTE 1 SET, SEU, SBU, MCU and MBU are typically indicated as "soft errors".

NOTE 2 Transition faults and similar timing related phenomena are considered when relevant for the specific technology.

NOTE 3 Some fault models can have the same effect as other fault models and therefore can be detected by the same safety mechanism. An appropriate justification is provided to show that correspondence.

EXAMPLE A safety mechanism designed to target stuck-at faults can detect bridging faults or open faults that do manifest as stuck-at over time.

NOTE 4 <u>Table 29</u> includes additional fault models related to memories.

#### 5.1.3 Detailed fault models of memories

Memory fault models can vary depending on the memory architecture and memory technology. Typical fault models of semiconductor memories are shown in <u>Table 29</u>. The listing is not exhaustive and can be adjusted based on additional known faults or depending on the application.

NOTE 1 Typically only a subset of the listed memory fault models can be activated during typical stress conditions while others can be activated at end-of-line test facilities. Evidence is provided to show the effectiveness of the memory tests with respect to the test conditions.

NOTE 2 As shown by several publications (e.g. Reference [47]), the real defect distribution can be different from memory to memory. Therefore, the previous list of fault models and the relationship with the target DC can be changed based on a specific pareto fault model.

Element	Fault models
FLASH (NAND, embedded)	stuck-at, additional fault models <sup>a</sup> , soft error model
ROM, OTP, eFUSE	stuck-at, additional fault models <sup>a</sup>
EEPROM	stuck-at, additional fault models <sup>a</sup>
Embedded RAM	stuck-at, additional fault models <sup>a</sup> , soft error model
DRAM	stuck-at, additional fault models <sup>a</sup> , soft error model

#### Table 29 — fault models of memory elements

<sup>a</sup> For example, Stuck-open Faults (SOFs), some kind of coupling faults. Based on memory structure, for example, addressing faults (AF), addressing delay faults (ADF), Transition Faults (TFs), Neighbourhood Pattern Sensitive Faults (NPSFs), Sense Transistor Defects (STDs), Word-line Erase Disturb (WED), Bit-line Erase Disturb (BED), Word-line Program Disturb (WPD), Bit-line Program Disturb (BPD). These fault models are for RAM but it can be shown that the same fault models are also valid for embedded FLASH or NAND FLASH, even if caused by different phenomena (see References [48], [49] and [50]).

### 5.1.4 Failure modes of digital components

This sub-clause gives an example how to characterize the failure modes of digital components based on their functional specification.

As example of classification, for any function of the element, the element failure can be modelled as:

- function omission: function not delivered when needed (FM1);
- function commission: function executed when not needed (FM2);
- function timing: function delivered with incorrect timing (FM3); and
- function value: function provides incorrect output (FM4).

The failure mode can be adapted to any logical function. In the context of a safety analysis (ISO 26262-9:2018, Clause 8) the failure mode description is enhanced with a root cause effect analysis to understand how the failure mode propagates to other parts or subparts.

In general, the failure modes of an IP block can be described at different abstraction levels and based on different perspectives on the block's fault-free functionality and faulty behaviours. The selection of the failure mode set influences the feasibility, effort and confidence of a safety analysis. Criteria for a reasonable and objective oriented definition of the failure mode set are:

- failure modes allow the mapping of underlying technology faults to failure modes, as described in <u>4.3</u>;
- failure modes support the assessment of the diagnostic coverage of the applied safety mechanisms; and
- failure modes ideally are disjunctive, i.e. each of the originating faults ideally leads to only one particular failure mode.

NOTE At the proposed level of abstraction, failure modes can be caused by the same physical root cause.

EXAMPLE FM3 (timing) and FM4 (value) can be caused by a stuck-at fault or a soft error affecting some inner logic function. If FM3 and FM4 are controlled by different safety mechanisms with different diagnostic coverage capabilities the safety concept is more robust against failure mode distributions.

<u>Annex A</u> provides an example on how to use digital failure modes for diagnostic coverage evaluation.

#### 5.1.5 Example of failure mode definitions for common digital blocks

<u>Table 30</u> contains exemplary, non-binding failure mode definitions for common IP blocks.

Part/subpart	Function	Aspects to be considered for Failure mode <sup>a</sup>		
Central Processing Unit (CPU)	Execute given instruction flow according to given In- struction Set Architecture.	CPU_FM1: given instruction flow(s) not executed (total omission)		
		CPU_FM2: un-intended instruction(s) flow executed (commission)		
		CPU_FM3: incorrect instruction flow timing (too early/late)		
		CPU_FM4: incorrect instruction flow result		
		CPU_FM1 can be further refined if necessary into:		
		<ul> <li>CPU_FM1.1: given instruction flow(s) not executed (total omission) due to program counter hang up</li> </ul>		
		<ul> <li>CPU_FM1.2: given instruction flow(s) not executed (total omission) due to instruction fetch hang up</li> </ul>		
	Execute interrupt service routine (ISR) according to interrupt request	CPU_INTH_FM1: ISR not executed (omission/too few)		
CPU Interrupt Handler circuit (CPU_INTH)		CPU_INTH_FM2: un-intended ISR execution (commis- sion/too many)		
		CPU_INTH_FM3: delayed ISR execution (too early/late)		
		CPU_INTH_FM4: incorrect ISR execution (see CPU_ FM1/2/4)		
	The Memory Management Unit (MMU) typically per- forms two functions:	CPU_MMU_FM1: Address translation not executed		
		CPU_MMU_FM2: Address translation when not requested		
		CPU_MMU_FM3: delayed address translation		
CPU Memory Manage- ment Unit (CPU_MMU)	<ul> <li>translates virtual addresses into physical ad- dresses</li> <li>Controls memory access permissions.</li> </ul>	CPU_MMU_FM4: translation with incorrect physical address		
		CPU_MMU_FM5: un-intended blocked access		
		CPU_MMU_FM6: un-intended allowed access		
		CPU_MMU_FM7: delayed access		
Interrupt Controller Unit (ICU)	Send interrupt requests to given CPU according to hardware-based or soft- ware-based interrupt events and according to intended quality of service (e.g. prior- ity). The interrupt controller can service multiple CPUs.	ICU_FM1: Interrupt request to CPU missing		
		ICU_FM2: Interrupt request to CPU without triggering event		
		ICU_FM3: Interrupt request too early/late		
		ICU_FM4: Interrupt request sent with incorrect data		
DMA	Data Transfer: Move data when requested from source address(es) to destination ad- dress(es) and notify the data	DMA_FM1: No requested data transfer. The message is not sent as intended to the destination address.		
		DMA_FM2: Data transfer without a request.		
	transfer completion.	DMA_FM3: Data transfer too early/late.		
	The set of data transferred is called a message.	DMA_FM4: Incorrect output		
<sup>a</sup> Failure Modes can be caused by permanent and transient random hardware faults.				

Table 30 —	<b>Example of failure</b>	modes for dig	gital components
	-		

Part/subpart	Function	Aspects to be considered for Failure mode <sup>a</sup>		
	(first level of	of abstraction)		
	Deliver bus transaction initi-	BUS_TXFR_FM1: Requested transaction not delivered		
Buses and Intercon- nects (internal communica- tion)	to the target address accord- ing to the intended quality of service (TXFR).	BUS_TXFR_FM2: Transaction delivered without a request		
		BUS_TXFR_FM3: Transaction delivered with incorrect timing		
	A transaction is a given set of data as defined by the bus protocol.	BUS_TXFR_FM3: Transaction delivered with incorrect data		
External SDRAM with SDRAM Controller	Volatile memory fetch (read) or store (write) data to given row and column address according to input command from SDRAM controller.	SDRAM_RW_FM1: given write/read access not executed (omission)		
		SDRAM_RW_FM2: un-intended write/read access exe- cuted (commission)		
		SDRAM_RW_FM3: incorrect write/read access result (too early/late)		
		SDRAM_RW_FM4: incorrect write/read access result		
	or (second lev	el of abstraction)		
External SDRAM with SDRAM Controller	SDRAM controller provides row address to be prepared for read or write operation on a selected bank.	SDRAM_RA_FM1: given row address not accessed (omission)		
		SDRAM_RA_FM2: un-intended row address accessed (commission)		
		SDRAM_RA_FM3: delayed row address result (too early/late)		
		SDRAM_RA_FM4: incorrect row address result		
External SDRAM with SDRAM Controller	SDRAM controller provides column address to access data for read or write operation.	SDRAM_CA_FM1: given column address not accessed (omission)		
		SDRAM_CA_FM2: un-intended column address accessed (commission)		
		SDRAM_CA_FM3: delayed column address result (too early/late)		
		SDRAM_CA_FM4: incorrect column address result		
External SDRAM with SDRAM Controller	SDRAM controller provides commands (e. g. activate, write, read, pre-charge, refresh) to get data for read or write operation.	SDRAM_IN_FM1: given instruction not executed (omission)		
		SDRAM_IN_FM2: un-intended instruction executed (commission)		
		SDRAM_IN_FM3: delayed instruction result (too early/late)		
		SDRAM_IN_FM4: incorrect instruction result		
External SDRAM with SDRAM Controller	SDRAM data path provides write/read data to/from memory array.	SDRAM_DW_FM1: given data word not executed (omission)		
		SDRAM_DW_FM2: un-intended data word executed (commission)		
		SDRAM_DW_FM3: delayed data word result (too early/late)		
		SDRAM_DW_FM4: incorrect data word result		
<sup>a</sup> Failure Modes can be caused by permanent and transient random hardware faults.				

## Table 30 (continued)
Part/subpart	Function	Aspects to be considered for Failure mode <sup>a</sup>
External FLASH with	Non-volatile memory fetches (read) or store (write) data to given address according to	FLASH_RW_FM1: given write/read access not executed (omission)
		FLASH_RW_FM2: un-intended write/read access execut- ed (commission)
FLASH CONTIONED	input command from FLASH controller.	FLASH_RW_FM3: delayed write/read access result (too early/late)
		FLASH_RW_FM4: incorrect write/read access result
	(first level o	of abstraction)
	Provides storage for variables and/or constants.	
	The analysis is done after	SRAM_RW_FM1: given command not executed (omission)
SRAM with SRAM	logic called SRAM controller from the perspective of an	SRAM_RW_FM2: un-intended command executed (com- mission)
controller	hardware element issuing a	SRAM_RW_FM3: delayed command result (too early/late)
	Commanu.	SRAM_RW_FM4: incorrect command result
	read, write or possibly a read-modify-write.	
		SRAM_HM_FM1: command from SRAM controller not executed (omission)
SRAM with SRAM	SRAM hard-macro (HM): Provides data or stores data to given address according to input command from SRAM controller.	SRAM_HM_FM2: unintended access to the SRAM caused e.g. by a transient fault
controller		SRAM_HM_FM3: SRAM command delayed (too early/ late) e.g. delayed by the internal timing generation
		SRAM_HM_FM4: Final SRAM data corrupt or written at wrong location
	Non-volatile memory (NVM)	eFLASH_E_FM1: Program or erase not performed.
	stores program code and data constants.	eFLASH_E_FM2: Program or erase performed when not requested.
	Program and erase function. Erase suspend and resume	eFLASH_E_FM3: Incorrect Program or erase timing
Embedded FLASH (eFLASH) with eFLASH controller	operations to interrupt on-go- ing erase operation.	eFLASH_E_FM4: Program or erase performed with wrong content.
	Non-volatile memory (NVM)	eFLASH_R_FM1: Read access not performed.
	stores program code and data	eFLASH_R_FM2: Read access when not requested.
	constants.	eFLASH_R_FM3: Incorrect read access timing.
	Read Function	eFLASH_R_FM4: Read access delivers wrong content.
<sup>a</sup> Failure Modes can be	e caused by permanent and transie	nt random hardware faults.

Part/subpart	Function	Aspects to be considered for Failure mode <sup>a</sup>		
		Based on the complexity of the topic the failure modes are just few examples on situations that can lead to a non-coherent state of given addresses.		
		COHERENCY_FM1: Write to memory A not executed (omission). Memory is seen as updated by the partic- ipants in the coherency. This failure mode leads to a non-coherent state for memory A.		
Data coherency	Coherency is defined by coherence invariants inde- pendent of the underlying architecture. The invariants chosen for this example are	COHERENCY_FM2: Un-intended write to memory A (commission). This situation can be related to the situation where many cores attempt to write to the same location.		
	based on Reference [52].	COHERENCY_FM3: delayed update (write) of memory A (too early/late). A possible situation is when a legal write is delayed but the other agents participating in the coherency protocol think the address content is coherent.		
		COHERENCY_FM4: Content of memory A is corrupt. This can be caused by an incorrect write command (see e.g. SRAM) or by a defect in the storage element.		
	Transfer Data provided by software to external interface according to the interface	COM_TX_FM1: No message transferred as requested		
		COM_TX_FM2: Message transferred when not requested		
ripheral	protocol.	COM_TX_FM3: Message transferred too early/late		
(COM)	Receive and process data pro-	COM_TX_FM4: Message transferred with incorrect value		
Can be applied to	according to interface proto-	COM_RX_FM1: No incoming message processed		
CAN, Flexray, Ether-	col. Notify software about the	COM_RX_FM2: Message transferred when not requested		
	The set of data transferred is	COM_RX_FM3: Message transferred too early/late		
	called a message.	COM_RX_FM4: Message transferred with incorrect value		
	Takes high bandwidth signals from a source (e.g. sensor data) and processes them (e.g. arithmetically) according to a	SP_FM1: Processing stalled, no or constant output (service omission)		
Signal processing accelerator	tion (e.g. GPU, DSP). Typical-	commission)		
	ly this is done to offload a general purpose CPU which could do that task only less	SP_FM3: Output structurally broken, e.g. corrupt frames (service timing)		
	efficiently. Typically this pro- cessing needs to comply with real time requirements.	SP_FM4: Output structurally OK, but erroneous data (service value)		
<sup>a</sup> Failure Modes can be caused by permanent and transient random hardware faults.				

# 5.1.6 Qualitative and quantitative analysis of digital component

As seen in ISO 26262-9:2018, Clause 8, qualitative and quantitative safety analyses are performed at the appropriate level of abstraction during the concept and product development phases. In the case of a digital component:

- qualitative analysis is useful to identify failure modes of digital components. One of the possible ways in which it can be performed uses information derived from digital component block diagrams and information derived from this document;
  - NOTE 1 <u>Annex A</u> gives an example about how to define failure modes for digital components.

NOTE 2 Qualitative analysis includes dependent failure analysis of this part as seen in <u>4.7</u>.

- quantitative analysis is performed using a combination of:
  - logical block level structuring;
  - information derived from the digital component RTL description (to obtain functional information) and gate-level net list (to obtain functional and structural information);
  - information to evaluate potential unspecified interaction of sub functions (dependent failures, see <u>4.7</u>);
  - layout information only available in the final stage;
  - information for the verification of diagnostic coverage with respect to some specific fault models such as bridging faults (see <u>5.1.2</u>). This can be applicable to only some cases like the points of comparison between a part and its corresponding safety mechanism; and
  - expert judgement supported by rationale and careful consideration of the effectiveness of the system-level measures.

NOTE 3 ISO 26262-5:2018, Annex D can be used as a starting point for diagnostic coverage (DC) with the claimed DC supported by a proper rationale.

NOTE 4 The information for quantitative analysis can be progressively available during the digital component development phase. Therefore, the analysis could be repeated based on the latest information.

EXAMPLE 1 During a first step of the quantitative analysis, a pre-Design For Test (DFT) and prelayout gate-level net list could be available, while later the analysis is repeated using post-DFT and postlayout gate-level net list.

NOTE 5 Whenever a quantitative analysis is performed, the accuracy of the analysis is factored into its results. The validity argument states the level of confidence in the results, and suitable correction (e.g. guard-bands) is applied to the results to ensure a high degree of certainty. See <u>5.1.10</u> for a discussion on the confidence of the computation and verification (in that context, of fault injections).

since the parts and subparts of a digital component can be implemented in a single physical component, both dependent failure analysis and analysis of independence or freedom from interference are important activities for digital components. See <u>4.7</u> for further details.

NOTE 6 The analysis of dependent failures is performed on a qualitative basis because no general and sufficiently reliable method exists for quantifying such failures.

EXAMPLE 2 The evaluation of dependent failures starts early in design. Design measures are specified to avoid and reveal potential sources of dependent failures or to detect their effect on the "System on Chip" safety performance. Layout confirmation is used in the final design stage.

#### 5.1.7 Notes on quantitative analysis of digital components

#### 5.1.7.1 How to consider permanent faults of digital components

Requirements and recommendations for the failure rates computation in general are defined in ISO 26262-5 and tailored for semiconductor components in 4.6 of this document.

Following the example given in ISO 26262-5:2018, Annex E, the failure rates and the metrics for permanent faults of digital components can be computed in the following way:

 the digital component is divided into hierarchical levels (parts, subparts or elementary subparts) as required;

NOTE 1 Assumptions on the independence of identified parts are verified during the dependent failure analysis.

NOTE 2 The necessary level of detail (e.g. whether to stop at part level or if to go down to subpart or elementary subpart level) can depend on the stage of the analysis and on the safety mechanisms used (inside the digital component or at the system or element level).

EXAMPLE 1 In the case of a CPU with a hardware lock-step safety mechanism, the analysis considers the CPU function as a whole while more detail can be needed for the lock-step comparator.

EXAMPLE 2 In the case of a CPU with a structural software-based hardware test, the failure mode is defined in more detail because the software test will cover different failure modes with different failure mode coverage.

EXAMPLE 3 The confidence of the accuracy of the computation of failure rate of parts or subparts can be proportional to the level of detail: a low level of detail could be appropriate for analysis at concept stage while a higher level detail could be appropriate for analysis at the development stage.

NOTE 3 Due to the complexity of modern digital components (hundreds or thousands of parts and subparts), to guarantee completeness of the analysis, it is helpful to support the division process with automatic tools. Care is taken to ensure digital component level analysis across module boundaries. Partitions are done along levels of RTL hierarchy if RTL is available.

- the failure rates of each part or subpart can be computed using one of the following two methods, as already described in <u>4.6.2.4</u>:
- if the total failure rate of the whole digital component die (i.e. excluding package and bonding) is given (in FIT), then the failure rate of the part or subpart could be assumed to be equal to the occupying area of the part or subpart (i.e. area related to gates, flip-flops and related interconnections) divided by the total area of the digital component die multiplied by the total failure rate, or

NOTE 4 For mixed signal chips with power stages, this approach is applied within each domain, as the total failure rate for the digital domain can be different from the analogue and power domain. See <u>5.2</u> for further details.

EXAMPLE 4 If a CPU area occupies 3 % of the whole digital component die area, then its failure rate could be assumed to be equal to 3 % of the total digital component die failure rate.

 if the base failure rates, i.e. the failure rate of basic subparts like gates of the digital component, are given, then the failure rate of the part or subpart could be assumed to be equal to the sum of the number of those basic subparts multiplied by its failure rate.

NOTE 5 See <u>4.6</u> for examples for how to derive the base failure rate values.

 the evaluation is completed by classifying the faults into safe faults, residual faults, detected dualpoint faults and latent dual-point faults; and

EXAMPLE 5 Certain portions of a debug unit implemented inside a CPU are safety-related (because the CPU itself is safety-related), but they themselves cannot lead to a direct violation of the safety goal or their occurrence cannot significantly increase the probability of violation of the safety goal.

 the failure mode coverage with respect to residual and latent faults of that part or subpart is determined.

EXAMPLE 6 The failure mode coverage associated with a certain failure rate can be computed by dividing the subpart into smaller subparts, and for each of them compute the expected capability of the safety mechanisms to cover each subpart. For example, the failure mode coverage of a failure in the CPU register bank can be computed by dividing the register bank into smaller subparts, each one related to the specific register (e.g. R0, R1,...), and computing the failure mode coverage of the safety mechanism for each of them, e.g. combining the failure mode coverage for each of the corresponding low-level failure modes.

NOTE 6 The effectiveness of safety mechanisms could be affected by dependent failures. Adequate measures are considered as listed in <u>4.7</u>.

NOTE 7 Due to the complexity of modern digital components (millions of gates), fault injection methods can assist the computation and be used for verification of the amount of safe faults and especially of the failure mode coverage. See <u>4.8</u> and <u>5.1.10</u> for details. Fault injection is not the only method, and other approaches are possible as described in <u>5.1.10</u>.

# 5.1.7.2 How to consider transient faults of digital components

#### 5.1.7.2.1 Failure rate of transient fault

As described in ISO 26262-5:2018, 8.4.7, NOTE 2, the transient faults are considered when shown to be relevant due, for instance, to the technology used. They can be addressed either by specifying and verifying a dedicated target "single-point fault metric" value to them or by a qualitative rationale.

NOTE A justification is given for the selected procedure.

When the quantitative approach is used, failure rates for transient faults of each part or subpart are computed using the base failure rate for transient faults.

Due to the amount and density of memory elements in RAM memories, the resulting failure rates for transient faults can be significantly higher than those related to processing logic or other parts of a digital component. Therefore, as recommended in ISO 26262-5:2018, 8.4.7, NOTE 1 it can be helpful to compute a separate metric for RAM memories and for the other parts of the digital component.

#### 5.1.7.2.2 Classification of transient fault

For transient faults, the amount of safe faults can be particularly relevant. To justify the estimated amount of safe transient faults, a rationale about the results and the assumptions used to derive them is made available.

NOTE 1 The rationale can be derived from fault injection as described in <u>4.8</u> or arguments based on the circuit architecture or application.

EXAMPLE 1 A fault in a register storing a safety-related constant (i.e. a value written only once but read at each clock cycle and, if wrong, violating the safety goal) is never safe. If instead, for example, the register is written every 10 ms but used for a safety-related calculation only once, 1 ms after it is written, a random transient fault in the register would result in 90 % safe faults because in the remaining 90 % of the clock cycles, a fault in that register will not cause a violation of the safety goal.

NOTE 2 As described in ISO 26262-5:2018, 8.4.7, NOTE 2 transient faults can be addressed via a single-point fault metric. Transient faults are not considered as far as latent faults are concerned. No failure mode coverage for latent faults is computed for transients because the root cause rapidly disappears (per definition of transient). Furthermore, it is assumed that in the greatest majority of the cases, the effect will rapidly be removed, e.g. by a following power-down cycle removing the erroneous state of the flip-flop or memory cell that was changed by the transient fault, before a second fault can cause the occurrence of a multiple-point failure. In special cases, this assumption could be invalid and additional measures can be necessary and addressed on a case by case basis.

NOTE 3 Transient faults are contained within the affected subpart and do not spread inadvertently to other subparts if they are not logically connected.

NOTE 4 Some of the coverage values of safety mechanisms defined in ISO 26262-5:2018, Annex D, Tables D.3 to D.10, are valid for permanent faults only. This important distinction can be found in the related safety mechanism description, in which it is written how the coverage value can be considered for transient faults.

EXAMPLE 2 The typical value of the coverage of RAM March test (see <u>Table 33</u>) is rated HIGH. However in the related description (5.1.13.7), it is written that these types of tests are not effective for soft error detection. Therefore, for example, the coverage of RAM March test with respect to transient faults is zero.

#### 5.1.8 Example of quantitative analysis

An example of quantitative analysis is given in <u>Annex C</u>.

# 5.1.9 Example of techniques or measures to detect or avoid systematic failures during design of a digital component

The general requirements and recommendations related to hardware architecture and detailed design are respectively defined in ISO 26262-5:2018, 7.4.1 and ISO 26262-5:2018, 7.4.2. Moreover, requirements related to hardware verification are given in ISO 26262-5:2018, 7.4.4.

A digital component is developed based on a standardised development process. The two following approaches are examples of how to provide evidence that sufficient measures for avoidance of systematic failures are taken during the development of a digital component:

- using a checklist such as the one reported in <u>Table 31</u>; and
- using field data from similar products, which were developed using the same process as the target device.

Moreover, the following general guidelines can be considered:

- the documentation of each design activity, test arrangements and tools used for the functional simulation and the results of the simulation;
- the verification of each activity and its results, for example by simulation, equivalence checks, timing analysis or checking the technology constraints;
- the usage of measures for the reproducibility and automation of the design implementation process (script based, automated work and design implementation flow); and

NOTE This implies ability to freeze tool versions to enable reproducibility in the future in compliance with legal requirements.

 the usage — for 3rd party soft-cores and hard-cores — of validated macro blocks and to comply with each constraint and procedure defined by the macro core provider if practicable.

ISO 26262-5:2018 requirement	Design phase	Technique/Measure	Aim
7.4.1.6 Modular design properties	Design entry	Structured description and modularization	The description of the circuit's functionality is structured in such a fashion that it is easily readable, i.e. circuit function can be intui- tively understood on the basis of description without simulation efforts.
7.4.1.6 Modular design properties		Design description in HDL	Functional description at high level, e.g. at RTL, in hardware description language, for example, VHDL or Verilog.
7.4.4 Verification of hardware design		HDL simulation	Pre-silicon verification of circuit described in VHDL or Verilog by means of simulation.
7.4.4 Verification of hardware design		Formal verification	Pre-silicon verification of circuit described in VHDL or Verilog by means of static formal verification.
7.4.4 Verification of hardware design		Requirement Driven Verification	All functional and safety-related require- ments are verified. To be shown via traceabili- ty between specification and verification plan.
7.4.4 Verification of hardware design		Pre-silicon verification on module level	Pre-silicon verification "bottom-up" for example by assertion based pre-silicon verifi- cation, i.e. verification of circuit described in VHDL or Verilog by means of property check- ing at runtime, where property is specified in some modelling or assertion language.

Table 31 — Example of techniques or measures to achieve compliance with ISO 26262-5 requirements during the development of a digital component

ISO 26262-5:2018 requirement	Design phase	Technique/Measure	Aim
7.4.4 Verification of hardware design		Pre-silicon verification on top level	Verification of the entire circuit.
7.4.2.4 Robust design principles		Restricted use of asyn- chronous constructs	Avoidance of typical timing anomalies during synthesis, avoidance of ambiguity during sim- ulation and synthesis caused by insufficient modelling, design for testability.
			This does not exclude that for certain types of circuitry, such as reset logic or for very low-power microcontrollers, asynchronous logic could be useful: in this case, the aim is to suggest additional care to handle and verify those circuits.
7.4.2.4 Robust design principles		Synchronisation of pri- mary inputs and control of meta-stability	Avoidance of ambiguous circuit behaviour as a result of set-up and hold timing violation.
7.4.4 Verification of hardware design		Functional and structur- al coverage-driven ver- ification (with coverage of verification goals in percentage)	Quantitative assessment of the applied verification scenarios during the functional test. The target level of coverage is defined and shown.
7.4.2.4 Robust design principles		Observation of coding guidelines	Strict observation of the coding style results in a syntactic and semantic correct circuit code.
7.4.4 Verification of hardware design		Application of code checker	Automatic verification of coding rules ("Cod- ing style") by code checker tool.
7.4.4 Verification of hardware design		Documentation of simu- lation results	Documentation of each data needed for a successful simulation in order to verify the specified circuit function.
7.4.4 Verification of hardware design	Synthesis	To check timing constraints, or static analysis of the propaga- tion delay (STA — Static Timing Analysis)	Verification of the achieved timing constraint during synthesis.
7.4.4 Verification of hardware design		Comparison of the gate netlist with the reference model (formal equiva- lence check)	Functional equivalence check of the synthe- sised gate netlist.
7.4.1.6 Modular design properties		Documentation of synthesis constraints, results and tools	Documentation of each defined constraint that is necessary for an optimal synthesis to generate the final gate netlist.
7.4.1.6 Modular design properties		Script based procedures	Reproducibility of results and automation of the synthesis cycles.
7.4.2.4 Robust design principles		Adequate time margin for process technologies in use for less than 3 years	Assurance of the robustness of the imple- mented circuit functionality even under strong process and parameter fluctuation.
7.4.1.6 Modular design properties (testability)	Test inser- tion and test pattern generation	Design for testability (depending on the test coverage in percent)	Avoidance of not testable or poorly testable structures in order to achieve high test cover- age for production test or on-line test.
7.4.1.6 Modular design properties (testability)		Proof of the test coverage by ATPG (Automatic Test Pattern Generation)	Determination of the test coverage that can be expected by synthesised test pattern (Scan-path, BIST) during the production test.
		based on achieved test coverage in percent	The target level of coverage and fault model are defined and shown.

Table 31 (continued)

ISO 26262-5:2018 requirement	Design phase	Technique/Measure	Aim
7.4.4 Verification of hardware design		Simulation of the gate netlist after test inser- tion, to check timing constraints, or static analysis of the propaga- tion delay (STA)	Verification of the achieved timing constraint during test insertion.
7.4.4 Verification of hardware design		Comparison of the gate netlist after test inser- tion with the reference model (formal equiva- lence check)	Functional equivalence check of the gate netlist after test insertion.
7.4.4 Verification of hardware design	Placement, routing, lay- out genera- tion	Simulation of the gate netlist after layout, to check timing constraints, or static analysis of the propagation delay (STA)	Verification of the achieved timing constraint during back-end.
7.4.4 Verification of hardware design		Analysis of power net- work	Show robustness of power network and effectiveness of related safety mechanisms. Example: IR drop test.
7.4.4 Verification of hardware design		Perform cross clock do- main check on gate level netlist, before and after test insertion	Avoid cross clock domain violations during functional or test modes.
7.4.4 Verification of hardware design		Comparison of the gate netlist after layout with the reference model (for- mal equivalence check)	Functional equivalence check of the gate netlist after back-end.
7.4.4 Verification of hardware design		Design rule check (DRC)	Verification of process design rules.
7.4.4 Verification of hardware design		Layout versus schematic check (LVS)	Verification of the layout.

ISO 26262-5:2018 requirement	Design phase	Technique/Measure	Aim
7.4.5 Production, operation, service and decommissioning 9.4.1.2, 9.4.1.3 Dedi- cated measures	Safety-relat- ed special charac- teristics during chip production	Determination of the achievable test coverage of the production test	Evaluation of the test coverage during pro- duction tests with respect to the safety-relat- ed aspects of the digital component.
7.4.5 Production, operation, service and decommissioning 9.4.1.2, 9.4.1.3 Dedi- cated measures		Determination of meas- ures to detect and weed out early failures	Assurance of the robustness of the manu- factured chip for the selected technology process. For example, for gate oxide integri- ty (GOI): high temp/high voltage operation (Burn-In), high current operation, voltage stress, etc. Other example of tests are EM, Stress migration and NBTI tests.
7.4.5 Production, operation, service and decommissioning 10 Hardware integra- tion and verification	Evaluation of hardware element	Definition and execution of qualification tests like Brown-out test, High Temperature Operating Lifetime (HTOL) test and functional test cases	For a digital component with integrated brown-out detection, the digital component functionality is tested to verify that the outputs of the digital component are set to a defined state (for example by stopping the operation of the microcontroller in the reset state) or that the brown-out condition is signalled in another way (for example by raising a safe-state signal) when any of the supply voltages monitored by the brown-out detection reach a low boundary as defined for correct operation. For a digital component without integrated brown-out detection, the digital component functionality is tested to verify if the digital component sets its outputs to a defined state (for example by stopping the operation of the digital component in the reset state) when

Table 31 (continued)

# 5.1.9.1 Principles, techniques or measures to detect or avoid systematic failures during RTL design

Some of the principles, techniques or measures used for software development (see ISO 26262-6) can be considered in order to mitigate systematic failures during RTL design.

Due to the differences between using RTL for hardware design and software development, none of the contents of ISO 26262-6 can be applied directly without adequate tailoring and adoption of the specific needs of RTL hardware design.

EXAMPLE 1 Similar effects of static code analysis (see ISO 26262-6:2018, Table 7, entry 1h) can be achieved by application of automatic verification of coding rules ("Coding style") by code checker tool.

EXAMPLE 2 Similar effects of methods listed in ISO 26262-6:2018, Table 7, ISO 26262-6:2018, Table 8 and ISO 26262-6:2018, Table 9 can be achieved by application of functional and structural coverage-driven verification (with coverage of verification goals in percentage) and formal methods based on properties.

NOTE 1 For quantitative assessment of the applied verification scenarios during the functional test, the target level of coverage can be based on: statement coverage, block coverage, conditional/expression coverage, branch/ decision coverage, toggle coverage and Finite State Machine (FSM) coverage.

NOTE 2 In the case of a high-level synthesis flow, like developing in OpenCL, C-to-HDL flows, or a model based approach, interactions with the requirements of ISO 26262-6 can be more applicable.

# 5.1.10 Verification using fault injection simulation

#### 5.1.10.1 General

As mentioned in <u>4.8</u>, fault injection is a useful method for semiconductor components. This is especially true for digital circuits for which fault insertion testing of single-event upsets at the hardware level is impractical or even impossible for certain fault models. Therefore, fault injection using design models (e.g. fault injection done at the gate-level netlist) is helpful to complete the verification step.

NOTE 1 Fault injection can be used both for permanent (e.g. stuck-at faults) and transient (e.g. single-event upset) faults.

NOTE 2 Fault injection is just one of the possible methods for verification, and other approaches are possible.

Fault injection utilizing design models can be successfully used to assist in verification of safe faults and computation of their amount and failure mode coverage.

EXAMPLE 1 Injecting faults and utilizing well-specified observation points to determine if the fault caused a measurable effect. Moreover, it can be used to assist the computation and to verify the values of failure mode coverage, i.e. injecting faults that were able to cause a measurable effect and determining if those faults were detected or controlled by the safety mechanisms within the maximum fault handling time interval.

The confidence of the computation and verification with fault injection is evaluated with respect to:

- the quality and completeness of the test-bench used to stimulate the circuit under test;

NOTE 2 The quality and completeness of a test-bench is measured in terms of its capability to activate the circuit under test. It can be measured in terms of functional coverage of the test-bench.

- the completeness of the fault injection campaign measured as a ratio of fault scenarios covered with respect to all possible scenarios;
  - NOTE 3 A scenario includes the fault site, fault occurrence, fault duration, etc.
- the level of detail of the circuit representation; and

EXAMPLE 2 Gate-level netlist is appropriate for fault injection of permanent faults such as stuck-at faults. Hardware accelerator-based methods could be helpful in order to maximize test execution speed. RTL is also an acceptable approach for stuck-at faults, provided that the correlation with gate level is shown.

EXAMPLE 3 Modelling at a RTL is appropriate for fault injection of SEU transient faults. Simulation models are also an acceptable approach for SEU transient faults, provided that suitable correlation is demonstrated with RTL or gate-level models.

- the details available for the safety mechanisms to be simulated.

#### 5.1.10.2 About verification of fault models different than stuck-at

Sub-clause <u>5.1.2</u> shows that fault models other than stuck-at can be considered.

EXAMPLE 1 A suitable way to simplify the verification of non-stuck-at faults can be to provide evidence that the fault distribution of stuck-open/bridging faults is a very limited portion of the whole fault models population, i.e. much lower than the stuck-at 0/1 fault population.

EXAMPLE 2 In some cases, hardware safety mechanisms can be more effective to detect each kind of fault and easier to be verified using e.g. the N-detect approach. On the other hand, in the case of a software-based safety mechanism addressing random hardware failures, it can be difficult with the N-detect technique to gain a high level of confidence in the pattern richness due to the possible change of the context between subsequent executions of the test at run time. In this case, alternative solutions can be applied (e.g. Reference [39]).

If properly exercised, methods derived from stuck-at simulations (like N-detect testing, see for example References [35] to [37]) can be applied for verification of non-stuck-at fault models as well.

EXAMPLE 3 Since exhaustiveness is not required, the non-stuck-at fault models analysis can be applied to a subset of the digital component subparts selected depending on their possible impact (for example comparators) or on a statistical basis.

EXAMPLE 4 For N-detect testing, "properly exercised" means that N different detections of the same fault are guaranteed by the pattern set (i.e. pattern richness). N can range from 5 to 10.

NOTE Fault injection can also be used to inject bridging faults (see <u>5.1.2</u>) in specific locations based on layout analysis or to verify the impact of dependent failures such as injection of clock and reset faults.

#### 5.1.11 Example of safety documentation for a digital component

The necessary information from the work products is provided to the system integrator, including documentation of assumed requirements, assumptions related to the design external to the SEooC and applicable work products.

On that basis, the safety documentation for an SEooC digital component can include the following documents or a subset of them as specified in the DIA:

- the safety case related to the digital component, see ISO 26262-2:2018, 6.5.4;
- the safety plan for the digital component, see ISO 26262-2:2018, 6.5.3;
- other plans as seen in ISO 26262-8, when applicable, such as configuration management plan, change management plan, impact analysis and change request plan, verification plan, documentation management plan and software tool qualification plan;
- the evidence related to the execution of the applicable steps of a safety plan as seen in ISO 26262-2;
- the hardware specifications as seen in ISO 26262-5, such as hardware safety requirements specification, hardware-software Interface (HSI) specification and hardware design specification;
- the reports related to the execution of the applicable steps of the verification plan and other plans as seen in ISO 26262-5 and ISO 26262-8, such as hardware safety requirements verification report, hardware design verification report, and hardware integration and verification report; and
- the reports related to safety analyses as seen in ISO 26262-5, ISO 26262-8 and ISO 26262-9, such as hardware safety analysis report, review report of the effectiveness of the architecture of the digital component to cope with random hardware failures, review report of evaluation of safety goal violations due to random hardware failures and results of analyses of dependent failures.

NOTE 1 The DIA specifies which documents are made available and what level of detail is provided to the digital component's customer.

The following information can be considered:

- the description of lifecycle tailored for the digital component; list of applicable work products (description of which work products of the lifecycle are applicable for the digital component);
- the description of the digital component safety architecture with an abstract description of digital component functionalities and description of safety mechanisms;
- the description of Assumptions of Use (AoU) of the digital component with respect to its intended use, including: assumption on the digital component safe state; assumptions on maximum fault handling time interval and MPFDI; assumptions on the digital component context, including its external interfaces;
- the description of the digital component configuration and related hardware and/or software procedures to control a failure after its detection;

- the DIA defines which of the following reports are needed at system/item level:
  - hardware safety analysis report;
  - report of the effectiveness of the architecture of digital component to cope with random hardware faults;
  - report of evaluation of safety goal violation due to random hardware failures; and
  - results of analyses of dependent failures.
- the description of the functional safety assessment process; list of confirmation measures and description of the independency level; summary of process for avoidance of systematic failures in the digital component.

NOTE 2 This documentation can be recorded in one document named a "Safety Manual" or "Safety Application Note" of the digital component.

#### 5.1.12 Examples of safety mechanisms for digital components and memories

NOTE This sub-clause extends on ISO 26262-5:2018 Annex D for digital semiconductor components.

For memories, the following <u>Table 32</u> and <u>Table 33</u> can be applied.

Safety mechanism/ measure	See overview of techniques	Typical diagnostic coverage considered achievable	Notes
Parity bit	<u>5.1.13.6</u>	Low	
Memory monitoring using error-detec- tion-correction codes (ECC)	<u>5.1.13.1</u>	High	The effectiveness depends on the number of redundant bits. Can be used to correct errors
Modified checksum	<u>5.1.13.2</u>	Low	Depends on the number and loca- tion of bit errors within test area
Memory Signature	<u>5.1.13.3</u>	High	_
Block replication	<u>5.1.13.4</u>	High	

#### Table 32 — Non-volatile memory

#### Table 33 — Volatile memory

Safety mechanism/ measure	See overview of techniques	Typical diagnostic coverage considered achievable	Notes
RAM pattern test	<u>5.1.13.5</u>	Medium	High coverage for stuck-at failures. No coverage for linked failures. Can be appropriate to run under interrupt protection
RAM March test	<u>5.1.13.7</u>	High	Depends on the write read order for linked cell coverage. Test gener- ally not appropriate for run time
Parity bit	<u>5.1.13.6</u>	Low	—

© ISO 2018 - All rights reserved

# ISO 26262-11:2018(E)

Safety mechanism/ measure	See overview of techniques	Typical diagnostic coverage considered achievable	Notes
Memory monitoring using error-detec- tion-correction codes (ECC)	<u>5.1.13.1</u>	High	The effectiveness depends on the number of redundant bits. Can be used to correct errors
Block replication	<u>5.1.13.4</u>	High	Common failure modes can reduce diagnostic coverage
Running checksum/CRC	<u>5.1.13.8</u>	High	The effectiveness of the signature depends on the polynomial in relation to the block length of the information to be protected. Care is taken so that values used to de- termine checksum are not changed during checksum calculation Probability is 1/maximum value of checksum if random pattern is returned

 Table 33 (continued)

For general digital logic, <u>Table 34</u> can be applied.

Safety mechanism/ measure	See overview of techniques	Typical diagnostic coverage considered achievable	Notes
Self-test by software	ISO 26262- 5:2018, D.2.3.1	Medium	_
Self-test supported by hardware (one-chan- nel)	ISO 26262- 5:2018, D.2.3.2	Medium	Higher coverage is possible, de- pending on effectiveness of test. Gate level is an appropriate level for this test

For on-chip interconnect, <u>Table 35</u> can be applied.

Table 35 —	<b>On-chip</b>	communication
------------	----------------	---------------

Safety mechanism/ measure	See overview of techniques	Typical diagnostic coverage considered achievable	Notes
One-bit hardware redundancy	ISO 26262- 5:2018, D.2.5.1	Low	—
Multi-bit hardware redundancy (includ- ing ECC)	ISO 26262- 5:2018, D.2.5.2	Medium	Multi-bit redundancy can achieve high coverage by proper interleav- ing of data, address and control lines, and if combined with some complete redundancy, e.g. for the arbiter.
Complete hardware redundancy	ISO 26262- 5:2018, D.2.5.3	High	Common failure modes can reduce diagnostic coverage
Inspection using test patterns	ISO 26262- 5:2018, D.2.5.4	High	Depends on type of pattern

# 5.1.13 Overview of techniques for digital components and memories

# 5.1.13.1 Memory monitoring using error-detection-correction codes (ECC)

NOTE 1 This technique/measure is referenced in <u>Table 32</u> and <u>Table 33</u> of this document.

**Aim:** To detect each single-bit failure, each two-bit failure, some three-bit failures, and some all-bit failures in a word (typically 32, 64 or 128 bits).

**Description:** Every word of memory is extended by several redundant bits to produce a modified Hamming code with a Hamming distance of at least 4. Every time a word is read, checking of the redundant bits can determine whether or not a corruption has taken place. If a difference is found, a failure message is produced.

The procedure can also be used to detect addressing failures, by calculating the redundant bits for the concatenation of the data word and its address. Otherwise for addressing failures, the probability of detection is dependent on the number of ECC bits for random data returned (for example, address line open or address line shorted to another address line such that an average of the two cells is returned). The coverage will most likely be lower if the addressing error leads to a completely different cell selected, it could even be 0% if no protection against address decoder faults is provided.

For RAM cell write-enable failure, ECC can provide high coverage if the cell cannot be initialized. The coverage is 0 % if the write-enable failure affects the entire cell after it has been initialized.

# 5.1.13.2 Modified checksum

NOTE This technique/measure is referenced in <u>Table 32</u> of this document.

**Aim:** To detect each single bit failure.

**Description:** A checksum is created by a suitable algorithm which uses each of the words in a block of memory. The checksum can be stored as an additional word in ROM, or an additional word can be added to the memory block to ensure that the checksum algorithm produces a predetermined value. In a later memory test, a checksum is created again using the same algorithm, and the result is compared with the stored or defined value. If a difference is found, a failure message is produced (see Reference [34]). The probability of a missed detection is  $1/(2^{size of checksum})$  if a random result is returned. If certain data disturbances are more probable, some checksums can provide a better detection ratio than the one for random results.

# 5.1.13.3 Memory signature

NOTE 1 This technique/measure is referenced in <u>Table 32</u> of this document.

Aim: To detect each one-bit failure and most multi-bit failures.

**Description:** The contents of a memory block are compressed (using either hardware or software) into one or more bytes using, for example, a cyclic redundancy check (CRC) algorithm. A typical CRC algorithm treats the whole contents of the block as byte-serial or bit-serial data flow, on which a continuous polynomial division is carried out using a polynomial generator. The remainder of the division represents the compressed memory contents — it is the "signature" of the memory — and is stored. The signature is computed once again in later tests and compared with one already stored. A failure message is produced if there is a difference.

CRCs are particularly effective in detecting burst errors. The effectiveness of the signature depends on the polynomial in relation to the block length of the information to be protected. The probability of a missed detection is  $1/(2^{\text{size of checksum}})$  if a random result is returned (see Reference [34]).

NOTE 2 Use of an 8 bit CRC is not generally considered the state of the art for memory sizes above 4 k.

#### 5.1.13.4 Block replication (for example double memory with hardware or software comparison)

NOTE This technique/measure is referenced in <u>Table 32</u> and <u>Table 33</u> of this document.

Aim: To detect each bit failure.

**Description:** The address space is duplicated in two memories. The first memory is operated in the normal manner. The second memory contains the same information and is accessed in parallel to the

first. The outputs are compared and a failure message is produced if a difference is detected. Dependent on memory subsystem design, storage of inverse data in one of the two memories can enhance diagnostic coverage. Coverage can be reduced if failure modes (such as common address lines, writeenables) exist that are common to both blocks or if physical placement of memory cells makes logically distant cells physical neighbours.

## 5.1.13.5 RAM Pattern test

NOTE 1 This technique/measure is referenced in <u>Table 33</u> of this document.

Aim: To detect predominantly static bit failures.

**Description:** A bit pattern followed by the complement of that bit pattern is written into the cells of memory.

RAM locations are generally tested individually. The cell content is stored and then all 0s are written to the cell. The cell contents are then verified by a read back of the 0 values. The procedure is repeated by writing all 1s to the cell and reading the contents back. If a transition failure from 1 to 0 is a failure mode of concern, an additional write and read of 0s can be performed. Finally, the original contents of the cell are restored (see Reference [34], Section 4.2.1). The test is effective at detecting stuck-at and transition failures but cannot detect most soft errors, addressing faults and linked cell faults.

NOTE 2 The test is often implemented in the background with interrupt suppression during the test of each individual location.

NOTE 3 Because the implementation includes a read of a just written value, optimizing compilers have a tendency to optimize out the test. If an optimizing compiler is used, good design practice is to verify the test code by an assembler-level code inspection.

NOTE 4 Some RAMs can fail such that the last memory access operation is echoed back as a read. If this is a plausible failure mode, the diagnostic can test two locations together, first writing a 0 to one location and then a 1 to the next and then verifying a 0 is read from the first location.

#### 5.1.13.6 Parity bit

NOTE This technique/measure is referenced in <u>Table 32</u> and <u>Table 33</u> of this document.

**Aim:** To detect a single corrupted bit or an odd number of corrupted bit failures in a word (typically 8 bits, 16 bits, 32 bits, 64 bits or 128 bits).

**Description:** Every word of the memory is extended by one bit (the parity bit) which completes each word to an even or odd number of logical 1s. The parity of the data word is checked each time it is read. If the wrong number of 1s is found, a failure message is produced. The choice of even or odd parity ought to be made such that, whichever of the zero word (nothing but 0s) or the one word (nothing but 1s) is the more unfavourable in the event of a failure, then that word is not a valid code.

Parity can also be used to detect addressing failure, when the parity is calculated for the concatenation of the data word and its address. Otherwise, for addressing failures, there is a 50 % probability of detection for random data returned (for example, address line open or address line shortened to another address line such that an average of the two cells is returned). The coverage is 0 % if the addressing error leads to a completely different cell selected.

For RAM cell write-enable failure, parity can detect 50 % of failures if the cell is unable to be initialized. The coverage is 0 % if the write-enable failure affects the entire cell after it has been initialized.

#### 5.1.13.7 RAM March test

NOTE 1 This technique/measure is referenced in <u>Table 33</u> of this document.

**Aim:** To detect predominantly persistent bit failures, bit transition failures, addressing failures and linked cell failures.

# ISO 26262-11:2018(E)

**Description:** A pattern of 0s and 1s is written into the cells of memory in a specific pattern and verified in a specific order.

A March test consists of a finite sequence of March elements; while a March element is a finite sequence of operations applied to every cell in the memory array before proceeding to the next cell. For example, an operation can consist of writing a 0 into a cell, writing a 1 into a cell, reading an expected 0 from a cell, and reading an expected 1 from a cell. A failure is detected if the expected "1" is not read. The coverage level for linked cells depends on the write/read order.

Reference [34], Chapter 4, lists a number of different March tests designed to detect various RAM failure modes: stuck-at faults, transition faults (inability to transition from a one to a zero or a zero to a one but not both), address faults and linked cell faults. These types of tests are not effective for soft error detection.

NOTE 2 These tests can usually only be run at initialization or shutdown.

#### 5.1.13.8 Running checksum/CRC

NOTE This technique/measure is referenced in <u>Table 33</u> of this document.

Aim: To detect single bit, and some multiple bit, failures in RAM.

**Description:** A checksum/CRC is created by a suitable algorithm which uses each of the words in a block of memory. The checksum is stored as an additional word in RAM. As the memory block is updated, the RAM checksum/CRC is also updated by removing the old data value and adding in the new data value to be stored to the memory location. Periodically, a checksum/CRC is calculated for the data block and compared to the stored checksum/CRC. If a difference is found, a failure message is produced. The probability of a missed detection is 1/(2<sup>size of checksum/CRC</sup>) if a random result is returned. DC can be reduced as memory size increases.

# 5.2 Analogue/mixed signal components

#### 5.2.1 About analogue and mixed signal components

As described in <u>4.2</u>, a semiconductor component is structured in parts and subparts. If the signals that are handled in an element (component, part or subpart) are not limited to digital states, this element is seen as an analogue element. This is the case for each measurement interface to the physical world, including sensors, actuator outputs, and power supplies.

For analogue components, each element is analogue and no digital element is included. Mixed signal components consist of at least one analogue element and one digital element. Since analogue and digital elements require different methodologies and tooling for design, layout, verification and testing, it is recommended to clearly divide the analogue and digital blocks. This can result in a variety of configurations ranging from components that are primarily analogue but have digital support blocks (e.g. digitally configurable voltage regulators or auto zeroing amplifiers) to components such as microcontrollers that have only a few mixed signal peripherals (e.g. analogue to digital converters and phase locked loops). A hierarchy of a typical mixed signal component including exemplary parts and subparts is shown in Figure 24.



Figure 24 — Generic hierarchy of analogue and mixed signal components

In order to simplify the safety analysis, a mixed signal component can be divided into its analogue and digital elements. The boundary of an analogue element can be defined by its function and its associated fault models and failure modes. Additionally, each element that has freedom from interference or independence requirements (e.g. redundant paths or functions and corresponding diagnostic functions) is separated by part or subpart boundaries.

Additional criteria can also be considered when dividing a mixed signal element (component or part) into sub elements (part or subpart):

signal flow;

EXAMPLE 1 Mixed signal control loops can consist of feedback ADC, digital regulator and output driver.

connectivity;

EXAMPLE 2 Reference and bias circuits can serve multiple analogue blocks and oscillators can serve multiple digital or mixed signal blocks.

different technologies;

EXAMPLE 3 HV switch is a DMOS transistor while the gate driver can use conventional MOS devices.

NOTE One benefit for a separation of these parts is that they can have failure rates with different orders of magnitude or different fault models.

different supply domains; and

EXAMPLE 4 Feedback DAC can have different supplies than the other mixed signal block output driver.

other criteria for partitioning.

EXAMPLE 5 Frequency partitioning, such as high frequency versus low frequency subparts.

The level of detail of the analysis is determined by the relevant safety requirements, safety mechanisms and the need to provide evidence of independence of safety mechanisms. Higher granularity does not necessarily result in a significant benefit for the safety analysis.

# 5.2.2 Analogue and mixed signal components and failure modes

## 5.2.2.1 About failure modes

The failure modes of a hardware element depend on its function. The failure mode distribution depends on the hardware element implementation.

NOTE 1 The "implementation" is intended both the actual circuit design and the targeted process used.

The classification of a failure mode depends on the functional and safety requirements allocated to the system integrating the element. Based on the integration, a specific failure mode can or cannot lead to a violation of a safety requirement. Table 36 identifies possible failure modes that can be of concern for an analogue and mixed signal part or subpart. The table can be used to extend the list of failure modes reported in ISO 26262-5:2018, Annex D.

The failure modes identified in Table 36 as well as the mentioned parts and subparts, are a general reference and can be adjusted on a case by case basis. Failure modes for analogue circuits can be derived by applying key words as mentioned in 4.3.2.

The actual failure mode list used in a specific project can be adjusted (adding or removing failure modes) based on the specific implementation details or on the level of granularity deemed necessary for the analysis.

It is noted that the relevance of the failure modes, including but not limited to those listed in <u>Table 36</u> is dependent on the context of the function to be analysed.

EXAMPLE 1 The obvious failure modes of a voltage regulator are over-voltage and under-voltage. These failure modes can be detected by an over voltage and under voltage (OV/UV) monitor as described in <u>5.2.4.2</u>.

Besides the obvious failure modes reported in the above example, it is important to identify each relevant failure mode in order to perform a complete and thorough analysis.

EXAMPLE 2 If a voltage regulator is used as a sensor supply or as an ADC reference supply, then the failure modes affecting the stability and the accuracy of the output voltage, even within the OV/UV thresholds, can be critical. Output voltage with insufficient accuracy and output voltage oscillation within the OV/UV thresholds can be mitigated by using appropriate measures. An independent ADC (internal or external) can be used to periodically measure the regulator output voltage with the required accuracy to detect those failure modes.

EXAMPLE 3 If a voltage regulator is used as a supply for a radio frequency (RF) module which has tight supply voltage ripple requirements, the prevention of fluctuation on the regulated output voltage caused by input voltage variations is an important feature, i.e. the power supply rejection ratio (PSRR). Failure modes like output voltage oscillation within the OV/UV (i.e. ripple) limits and spikes affecting the regulated voltage can be relevant. A low pass filter as described in <u>5.2.4.8</u> can be used to mitigate these failures.

EXAMPLE 4 If a voltage regulator used as an MCU core supply is sensitive to output voltage drops during startup (power-up) due to in-rush current exceeding regulator load current and/or current limit, a too fast start-up time can be critical. A proper regulator soft-start function can be used to mitigate such failure.

If failure modes are classified as not safety-related, a rationale is to be provided in the safety analysis to support the classification.

Given the variety of implementations, <u>Table 36</u> does not give any indication about the quantitative impact of the listed failure modes, i.e. the failure mode distribution. It is the responsibility of the semiconductor supplier to provide such quantitative data. An example is given in <u>5.2.3.3</u>.

NOTE 2 Even though it is known that a single physical root cause can lead to more than one failure mode, it is reasonable to assume that the sum of the distribution of each failure mode is 100 % which is a prerequisite for the quantitative analysis.

Part/subpart	Short description	Failure modes
	Regulator	s and Power stages
Voltage regulators (line- ar, SMPS, etc.)	Hardware part/subpart that maintains the volt-	Output voltage higher than a high threshold of the pre- scribed range (i.e. over voltage — OV)
	age of a power source within a prescribed range that can be toler-	Output voltage lower than a low threshold of the prescribed range (i.e. under voltage — UV)
	ated by elements using	Output voltage affected by spikes <sup>b</sup>
	that voltage.	Incorrect start-up time (i.e. outside the expected range)
		Output voltage accuracy too low, including drift <sup>c</sup>
		Output voltage oscillation <sup>a</sup> within the prescribed range
		Output voltage affected by a fast oscillation <sup>a</sup> outside the prescribed range but with average value within the prescribed range
		Quiescent current (i.e. current drawn by the regulator in order to control its internal circuitry for proper operation) exceeding the maximum value
Charge pump, regulator boost	ge pump, regulator t Hardware part/sub- part that converts, and optionally regulates, voltages using switch- ing technology and ca-	Output voltage higher than a high threshold of the pre- scribed range (i.e. over voltage — OV)
		Output voltage lower than a low threshold of the prescribed range (i.e. under voltage — UV)
	pacitive-energy storage	Output voltage affected by spikes <sup>b</sup>
	elements, and main-	Incorrect start-up time (i.e. outside the expected range)
	voltage with a varying voltage input.	Quiescent current (i.e. current drawn by the regulator in order to control its internal circuitry for proper operation) exceeding the maximum value
High-side/Low-side	Hardware part/sub-	HS/LS driver is stuck in ON or OFF state
(HS/LS) driver part that applies to a load in a sing rection: high side	part that applies voltage to a load in a single di-	HS/LS driver is floating (i.e. open circuit, tri-stated)
	rection: high side driver	HS/LS driver resistance too high when turned on
	to connect the load to high rail low side driver	HS/LS driver resistance too low when turned off
	to connect the load to	HS/LS driver turn-on time too fast or too slow
	low rail.	HS/LS driver turn-off time too fast or too slow

# Table 36 — Possible failure modes of analogue and mixed signal parts and subparts

<sup>a</sup> An oscillation is an instability of the part/subpart caused by internal failure, e.g. regulation loop failures, lower or negative hysteresis for a comparator, etc.. Oscillation includes any repetitive voltage and current variation (i.e. periodic pulse).

<sup>b</sup> A spike is a non-repetitive variation on the output voltage or current, i.e. pulse due to load jumps, etc.

c Drift is a slow and continuous variation of a parameter (i.e. current, voltage, threshold, etc.) outside the expected range reported into the circuit specification. Slow variation means slower than maximum fault handling time interval. For example drift covers floating or stuck at open failure modes.

<sup>d</sup> Several of the failure modes reported for the ADC or DAC can be grouped into two main sets: static error and absolute accuracy (total) error. Static errors are errors that affect the accuracy of a converter when it is converting static (DC) signals and can be completely described by four terms: offset error, gain error, integral nonlinearity, and differential nonlinearity.

NOTE 1 Each term can be expressed in LSB units or sometimes as a percentage of the full scale range (FSR). For example, an error of  $\frac{1}{2}$  LSB for an 8-bit converter corresponds to 0,2 % FSR.

Part/subpart	Short description	Failure modes
Half-bridge driver or	Hardware part/sub-	HS/LS driver is stuck in ON or OFF state
full-bridge (H-bridge)	part that can apply voltage across a load in	HS/LS driver is floating (i.e. open circuit, tri-stated)
driver	either direction.	HS/LS driver ON resistance too high when turned on
	A half-bridge driver is	HS/LS driver OFF resistance too low when turned off
	built with two drivers	HS/LS driver turn-on time too fast or too slow
	er). An H-bridge (or full-	HS/LS driver turn-off time too fast or too slow
	bridge) driver is built with four drivers (two HS and two LS drivers)	'Dead time' is too short (i.e. when turning off high-side driver and turning on low-side driver, or when turning off low-side driver and turning on high-side driver)
		'Dead time' is too long
High-side/Low-side	Hardware part/subpart	HS/LS pre-driver is stuck in ON or OFF states
pre-driver	driving a gate of an ex- ternal FET that is used as a HS or LS driver.	HS/LS pre-driver output voltage/current too high or too low
		HS/LS pre-driver is floating (i.e. open circuit, tri-stated)
		HS/LS pre-driver slew rate too slow or too fast
	Analogue to digital and	digital to analogue converters <sup>d</sup>
N bits digital to ana-	Hardware part/subpart	Output is stuck (i.e. high or low)
logue converters (DAC) <sup>a</sup>	converting digital data coded on "N bits" into an	Output is floating (i.e. open circuit)
	analogue signal (voltage or current).	Offset error (not including stuck or floating conditions on the outputs, low resolution)
		Linearity error with monotonic conversion curve not including stuck or floating conditions on the outputs, low resolution
		Full-scale gain-error not including stuck or floating condi- tions on the outputs, low resolution
		No monotonic conversion curve
		Incorrect settling time (i.e. outside the expected range)
		Oscillation <sup>a</sup> of the output signal including drift <sup>c</sup>

<sup>a</sup> An oscillation is an instability of the part/subpart caused by internal failure, e.g. regulation loop failures, lower or negative hysteresis for a comparator, etc.. Oscillation includes any repetitive voltage and current variation (i.e. periodic pulse).

b A spike is a non-repetitive variation on the output voltage or current, i.e. pulse due to load jumps, etc.

<sup>c</sup> Drift is a slow and continuous variation of a parameter (i.e. current, voltage, threshold, etc.) outside the expected range reported into the circuit specification. Slow variation means slower than maximum fault handling time interval. For example drift covers floating or stuck at open failure modes.

d Several of the failure modes reported for the ADC or DAC can be grouped into two main sets: static error and absolute accuracy (total) error. Static errors are errors that affect the accuracy of a converter when it is converting static (DC) signals and can be completely described by four terms: offset error, gain error, integral nonlinearity, and differential nonlinearity.

NOTE 1 Each term can be expressed in LSB units or sometimes as a percentage of the full scale range (FSR). For example, an error of  $\frac{1}{2}$  LSB for an 8-bit converter corresponds to 0,2 % FSR.

Part/subpart	Short description	Failure modes	
N bits analogue to digital	Hardware part/subpart	One or more outputs are stuck (i.e. high or low)	
converters (N-bit ADC) <sup>d</sup>	converting a continu- ous-time and continu-	One or more outputs are floating (i.e. open circuit)	
	ous-amplitude analogue	Accuracy error (i.e. Error exceeds the LSBs)	
	signal (i.e. a voltage value) to a discrete-time and discrete-amplitude digital signal coded on "N bits."	Offset error not including stuck or floating conditions on the outputs, low resolution	
		digital signal coded on "N bits."	digital signal coded on "N bits."
		Full-scale error not including stuck or floating conditions on the outputs, low resolution	
		Linearity error with monotonic conversion curve not including stuck or floating conditions on the outputs, low resolution	
		Incorrect settling time (i.e. outside the expected range)	
	Oscillators	and clock generators	
Oscillator	Hardware part/subpart	Output is stuck (i.e. high or low)	
	oscillating signal. It can be used as a clock in a digital circuit.	Output is floating (i.e. open circuit)	
be used as a digital circu		Incorrect output signal swing (i.e. outside the expected range)	
		Incorrect frequency of the output signal (i.e. outside the expected range, including harmonics when applicable, for instance EMC emissions)	
		Incorrect duty cycle of the output signal (i.e. outside the expected range)	
		Drift <sup>c</sup> of the output frequency	
		Jitter too high in the output signal	

<sup>a</sup> An oscillation is an instability of the part/subpart caused by internal failure, e.g. regulation loop failures, lower or negative hysteresis for a comparator, etc.. Oscillation includes any repetitive voltage and current variation (i.e. periodic pulse).

b A spike is a non-repetitive variation on the output voltage or current, i.e. pulse due to load jumps, etc.

c Drift is a slow and continuous variation of a parameter (i.e. current, voltage, threshold, etc.) outside the expected range reported into the circuit specification. Slow variation means slower than maximum fault handling time interval. For example drift covers floating or stuck at open failure modes.

d Several of the failure modes reported for the ADC or DAC can be grouped into two main sets: static error and absolute accuracy (total) error. Static errors are errors that affect the accuracy of a converter when it is converting static (DC) signals and can be completely described by four terms: offset error, gain error, integral nonlinearity, and differential nonlinearity.

NOTE 1 Each term can be expressed in LSB units or sometimes as a percentage of the full scale range (FSR). For example, an error of  $\frac{1}{2}$  LSB for an 8-bit converter corresponds to 0,2 % FSR.

Part/subpart	Short description	Failure modes
Phase locked loop (PLL)	) Hardware part/subpart controlling an oscillator in order to generate a	Output is stuck (i.e. high or low)
		Output is floating (i.e. open circuit)
	square wave signal that maintains a constant phase angle (i.e. lock)	Incorrect frequency of the output signal (i.e. outside the expected range, including harmonics when applicable, e.g. EMC emissions)
	on the frequency of an input, or reference signal. It can be used as	Incorrect duty cycle of the output signal (i.e. outside the expected range)
	clock in a digital circuit.	Drift <sup>c</sup> of the output frequency
		Jitter too high in the output signal
		Loss of lock condition (i.e. phase error, output clock not in sync with input clock not leading to incorrect frequency and incorrect duty cycle)
		Missing pulse in the output signal
		Extra pulse in the output signal
	-	Generic
Operational amplifier	Hardware part/subpart	Output is stuck (i.e. high or low)
and buffer	pled high-gain voltage	Output is floating (i.e. open circuit)
	amplifier with a differ- ential input and, usually, a single-ended output.	Incorrect gain on the output voltage (i.e. outside the expected range)
		Incorrect offset on the output voltage (i.e. outside the expected range)
		Incorrect output dynamic range (i.e. outside the expect- ed range)
		Incorrect input dynamic range (i.e. outside the expected range)
		Output voltage accuracy too low, including drift <sup>c</sup>
		Output voltage affected by spikes <sup>b</sup>
		Output voltage oscillation <sup>a</sup>
		Settling time of the output voltage too low

 Table 36 (continued)

<sup>a</sup> An oscillation is an instability of the part/subpart caused by internal failure, e.g. regulation loop failures, lower or negative hysteresis for a comparator, etc.. Oscillation includes any repetitive voltage and current variation (i.e. periodic pulse).

<sup>b</sup> A spike is a non-repetitive variation on the output voltage or current, i.e. pulse due to load jumps, etc.

<sup>c</sup> Drift is a slow and continuous variation of a parameter (i.e. current, voltage, threshold, etc.) outside the expected range reported into the circuit specification. Slow variation means slower than maximum fault handling time interval. For example drift covers floating or stuck at open failure modes.

d Several of the failure modes reported for the ADC or DAC can be grouped into two main sets: static error and absolute accuracy (total) error. Static errors are errors that affect the accuracy of a converter when it is converting static (DC) signals and can be completely described by four terms: offset error, gain error, integral nonlinearity, and differential nonlinearity.

NOTE 1 Each term can be expressed in LSB units or sometimes as a percentage of the full scale range (FSR). For example, an error of  $\frac{1}{2}$  LSB for an 8-bit converter corresponds to 0,2 % FSR.

Part/subpart	Short description	Failure modes
Analogue switch	Hardware part/subpart	Output is stuck (i.e. high or low)
	capable of switching or routing analogue	Output is floating (i.e. open circuit or tri-stated)
	signals based on the	Offset too high affecting the output signal
	level of a digital control signal. Commonly implemented using a	Resistive or capacitive coupling between control signal and output signal including crosstalk
	"transmission gate".	Attenuation of the output signal
		Drift <sup>c</sup> affecting the output signal
		Spikes <sup>b</sup> affecting the output signal , e.g. during switching
Voltage/Current com-	Hardware part/subpart	Voltage/Current comparator not triggering when expected
parator	comparing an input	Voltage/Current comparator falsely triggering
	predefined threshold (i.e. voltage or current constant value) and producing a binary	Output is stuck (i.e. high or low)
		Output is floating (i.e. open)
		Oscillation <sup>a</sup> of the output
	signal at the output;	
	which is higher between	
	the input signal and	
	the threshold and it	
	remains constant as the	
	polarity.	

<sup>a</sup> An oscillation is an instability of the part/subpart caused by internal failure, e.g. regulation loop failures, lower or negative hysteresis for a comparator, etc.. Oscillation includes any repetitive voltage and current variation (i.e. periodic pulse).

A spike is a non-repetitive variation on the output voltage or current, i.e. pulse due to load jumps, etc.

c Drift is a slow and continuous variation of a parameter (i.e. current, voltage, threshold, etc.) outside the expected range reported into the circuit specification. Slow variation means slower than maximum fault handling time interval. For example drift covers floating or stuck at open failure modes.

d Several of the failure modes reported for the ADC or DAC can be grouped into two main sets: static error and absolute accuracy (total) error. Static errors are errors that affect the accuracy of a converter when it is converting static (DC) signals and can be completely described by four terms: offset error, gain error, integral nonlinearity, and differential nonlinearity.

NOTE 1 Each term can be expressed in LSB units or sometimes as a percentage of the full scale range (FSR). For example, an error of ½ LSB for an 8-bit converter corresponds to 0,2 % FSR.

NOTE 2 The absolute accuracy (total) error is the maximum value of the difference between an analogue value and the ideal mid-step value. It includes offset, gain, and integral linearity errors, and also the quantization error in the case of an ADC.

b

Part/subpart	Short description	Failure modes
Sample & hold	Hardware part/subpart sampling the voltage of	Output is stuck (i.e. high or low)
		Output is floating (i.e. open circuit)
	analogue input signal and holding its value	Incorrect sampling leading to gain/offset error on output voltage dependent on input signal
	at a constant level for a specified minimum period of time.	Incorrect gain on the output voltage (i.e. outside the expected range)
	F	Incorrect offset on the output voltage (i.e. outside the expected range)
		Incorrect output dynamic range (i.e. outside the expect- ed range)
		Incorrect input dynamic range (i.e. outside the expected range)
		Output voltage accuracy too low during hold phase, includ- ing drift <sup>c</sup>
		Output voltage during hold phase affected by spikes <sup>b</sup>
		Output voltage oscillation <sup>a</sup> during hold phase
		Output does not settle sufficiently accurate during hold time
Analogue multiplexer	Hardware part/subpart	Output is stuck (i.e. high or low)
	consisting of multiple analogue input signals.	Output is floating (i.e. open circuit)
	multiple control inputs	Incorrect channel selection
	and one output signal.	Offset affecting the output signal too high
		Resistive or capacitive coupling among input channels and output signal including crosstalk
		Resistive or capacitive coupling among selectors and out- put signal including crosstalk
		Incorrect output dynamic range (i.e. outside the expect- ed range)
		Attenuation of the output signal
		Drift <sup>c</sup> affecting the output signal
		Spikes <sup>b</sup> affecting the output signal (i.e. during switching)

negative hysteresis for a comparator, etc.. Oscillation includes any repetitive voltage and current variation (i.e. periodic pulse).

<sup>b</sup> A spike is a non-repetitive variation on the output voltage or current, i.e. pulse due to load jumps, etc.

<sup>c</sup> Drift is a slow and continuous variation of a parameter (i.e. current, voltage, threshold, etc.) outside the expected range reported into the circuit specification. Slow variation means slower than maximum fault handling time interval. For example drift covers floating or stuck at open failure modes.

An oscillation is an instability of the part/subpart caused by internal failure, e.g. regulation loop failures, lower or

d Several of the failure modes reported for the ADC or DAC can be grouped into two main sets: static error and absolute accuracy (total) error. Static errors are errors that affect the accuracy of a converter when it is converting static (DC) signals and can be completely described by four terms: offset error, gain error, integral nonlinearity, and differential nonlinearity.

NOTE 1 Each term can be expressed in LSB units or sometimes as a percentage of the full scale range (FSR). For example, an error of  $\frac{1}{2}$  LSB for an 8-bit converter corresponds to 0,2 % FSR.

Part/subpart	Short description	Failure modes
Voltage references	Hardware part/subpart	Output is stuck (i.e. high or low)
	producing a constant DC (direct-current) output	Output is floating (i.e. open circuit)
	voltage regardless of variations in external	Incorrect output voltage value (i.e. outside the expected range)
	conditions such as temperature, baromet-	Output voltage accuracy too low, including drift c
	ric pressure, humidity,	Output voltage affected by spikes <sup>b</sup>
	current demand, or the passage of time.	Output voltage oscillation <sup>a</sup> within the expected range
		Incorrect start-up time (i.e. outside the expected range)
Passive network	Hardware part/subpart	Output is stuck (i.e. high or low)
	consisting of a network of passive devices (resistor and capacitor) providing a specific low pass transfer function	Output is floating (i.e. open circuit)
		Incorrect output dynamic range (i.e. outside the expect- ed range)
		Incorrect attenuation of the output signal (i.e. outside the expected range)
		Incorrect settling time (i.e. outside the expected range)
		Drift <sup>c</sup> affecting the output signal
		Oscillation <sup>a</sup> affecting the output signal (i.e. due to cross- talk, coupling or parasitic effects)
		Spikes <sup>b</sup> affecting the output (i.e. due to crosstalk, coupling or parasitic effects)

<sup>a</sup> An oscillation is an instability of the part/subpart caused by internal failure, e.g. regulation loop failures, lower or negative hysteresis for a comparator, etc.. Oscillation includes any repetitive voltage and current variation (i.e. periodic pulse).

b A spike is a non-repetitive variation on the output voltage or current, i.e. pulse due to load jumps, etc.

c Drift is a slow and continuous variation of a parameter (i.e. current, voltage, threshold, etc.) outside the expected range reported into the circuit specification. Slow variation means slower than maximum fault handling time interval. For example drift covers floating or stuck at open failure modes.

d Several of the failure modes reported for the ADC or DAC can be grouped into two main sets: static error and absolute accuracy (total) error. Static errors are errors that affect the accuracy of a converter when it is converting static (DC) signals and can be completely described by four terms: offset error, gain error, integral nonlinearity, and differential nonlinearity.

NOTE 1 Each term can be expressed in LSB units or sometimes as a percentage of the full scale range (FSR). For example, an error of  $\frac{1}{2}$  LSB for an 8-bit converter corresponds to 0,2 % FSR.

Part/subpart	Short description	Failure modes	
Current source (in-	Hardware part/subpart	One or more outputs are stuck (i.e. high or low)	
cluding bias current generator)	delivering or absorbing a current (i.e. refer-	One or more outputs are floating (i.e. open circuit)	
	ence current) which	Incorrect reference current (i.e. outside the expected range)	
	is independent of the voltage across it. It typ-	Reference current accuracy too low , including drift <sup>c</sup>	
	ically includes multiple	Reference current affected by spikes <sup>b</sup>	
	branches which are routed to other circuits requiring a reference or bias current.	Reference current oscillation <sup>a</sup> within the expected range	
		One or more branch currents outside the expected range while reference current is correct	
		One or more branch currents accuracy too low , including $drift^{\tt c}$	
		One or more branch currents affected by spikes <sup>b</sup>	
		One or more branch currents oscillation <sup>a</sup> within the expected range	
An oscillation is an instability of the part/subpart caused by internal failure, e.g. regulation loop failures, lower o			

<sup>a</sup> An oscillation is an instability of the part/subpart caused by internal failure, e.g. regulation loop failures, lower or negative hysteresis for a comparator, etc.. Oscillation includes any repetitive voltage and current variation (i.e. periodic pulse).

<sup>b</sup> A spike is a non-repetitive variation on the output voltage or current, i.e. pulse due to load jumps, etc.

c Drift is a slow and continuous variation of a parameter (i.e. current, voltage, threshold, etc.) outside the expected range reported into the circuit specification. Slow variation means slower than maximum fault handling time interval. For example drift covers floating or stuck at open failure modes.

<sup>d</sup> Several of the failure modes reported for the ADC or DAC can be grouped into two main sets: static error and absolute accuracy (total) error. Static errors are errors that affect the accuracy of a converter when it is converting static (DC) signals and can be completely described by four terms: offset error, gain error, integral nonlinearity, and differential nonlinearity.

NOTE 1 Each term can be expressed in LSB units or sometimes as a percentage of the full scale range (FSR). For example, an error of ½ LSB for an 8-bit converter corresponds to 0,2 % FSR.

NOTE 2 The absolute accuracy (total) error is the maximum value of the difference between an analogue value and the ideal mid-step value. It includes offset, gain, and integral linearity errors, and also the quantization error in the case of an ADC.

# 5.2.2.2 About transient faults

As defined in ISO 26262-1:2018, 3.173, a transient fault is a fault that occurs once and subsequently disappears. Soft errors such as Single Event Upset (SEU) and Single Event Transient (SET), are defined as transient faults (see <u>5.1.2</u>). ISO 26262-5:2018, 8.4.7 states that transient faults are considered when shown to be relevant due, for instance, to the technology used and can be addressed either by a quantitative approach, specifying and verifying a dedicated target "single-point fault metric" value to them or by a qualitative rationale based on the verification of the effectiveness of the internal safety mechanisms implemented to cover these transient faults.

In terrestrial analogue circuits, transient faults are caused by alpha-particle or neutron hits or by electromagnetic interference such as power transients and crosstalk. They can cause SEU or even SET also called Analogue Single Event Transients (ASETs), such as transient pulses in operational amplifiers, comparators or reference voltage circuits.

Due to the intrinsic nature of analogue technology (in which transient or noise effects are considered by design), the susceptibility to transient faults is lower than in digital circuits by orders of magnitude. Therefore, the analysis of those effects can be limited in a first approximation to their digital part (e.g. the digital decimation filter of a sigma-delta ADC).

However in some cases, like in the early part of the conversion cycle of an ADC (see Reference [28]) or in a PLL (see Reference [20]) or differential switched-capacitor circuits (see Reference [10]), the vulnerability to soft error can be high. In those cases, more detailed analyses are done and appropriate countermeasures are identified (see Reference [1]).

For mixed signal components, the impact of soft errors in the digital part is considered as described in <u>5.1.7.2</u>.

NOTE Soft Error Rate evaluation by irradiation tests in analogue circuits is not a simple task. In this case measurement is done mainly by more detailed analyses of the analogue part.

## 5.2.3 Notes about safety analysis

#### 5.2.3.1 General

The examples and guidelines given in <u>5.1</u> can be valid for an analogue or mixed signal component. The following clauses describe some of the topics that can require additional clarification for an analogue or mixed signal component.

# 5.2.3.2 Level of granularity of analysis

One of the key aspects for the safety analysis of analogue elements is the proper identification of the granularity of the analysis. On one hand, a lower level of granularity is beneficial as it allows for a better understanding of the failure modes and failure mode distributions. On the other, a higher level of granularity allows for a clear allocation of safety mechanisms. Analogue elements are often used to interface with physical objects making it useful to also consider mechanical characteristics and differentiate the failure modes accordingly.

As seen in ISO 26262-9:2018, Clause 8, qualitative and quantitative safety analyses are performed at the appropriate level of abstraction during the concept and product development phases. The level of abstraction can be consequently adjusted depending on the target of the analysis. Qualitative analysis is more suited to identify failure modes while quantitative analysis quantifies their failure rates and distributions.

EXAMPLE A linear voltage regulator is monitored using a windowed voltage monitor. The voltage monitor is at the output of the regulator and is able to detect over-voltage conditions. If the output value moves outside of a defined tolerance it is to be considered faulty e.g.  $1,2 V \pm 0,12 V$ . If the analysis focuses on the output of the regulator it can be relatively easy to discriminate between types of failures (e.g. safe because it fails within the allowed range, safety related because of over or under voltage) and quantify the protection offered by the voltage monitor. However, it is difficult to quantify the likelihood of each type of failure as required for metric computation. If the analysis goes inside the regulator and focuses, for instance, on faults of the bandgap it is easier to analyse propagation and likelihood of each failure of the regulator but not simple to quantify the protection that the external voltage monitor offers on the bandgap itself.

For the safety analysis, the type of safety mechanisms can drive the selection of the level of granularity. If the safety mechanisms addressing analogue features are located at system or element level, descending in the component hierarchy can lead to an overly complex analysis. The quantification of the failure mode distribution can require an investigation of higher granularity. For instance, applying an equal distribution to the failure modes of the linear voltage regulator can give less accurate results than applying an equal distribution to the blocks composing the linear voltage regulator as, for instance, the bandgap, the buffer, the driver, etc. With respect to terminology, in line with the classification described in <u>4.2</u>, the linear voltage regulator is to be considered a part and the bandgap, the buffer, the driver, etc. subparts.

#### 5.2.3.3 Deriving failure mode distributions for analogue components

The failure distributions for analogue components are dependent on the circuit implementation and targeted process. Each supplier provides details on the failure mode distributions to be used in the analysis.

EXAMPLE 1 A uniform failure mode distribution can be used for the initial analysis, e.g. if five failure modes are defined, each failure mode is allocated 20 % distribution. The uniform failure mode distribution is considered in the example in 5.2.3.5.

EXAMPLE 2 A more detailed distribution for each failure mode can be considered based on area; if the area of the circuit or circuits identified as the root cause for the defined failure mode is 5 %, then the allocated failure mode distribution is 5 %.

Applicable failure modes and the level of detail of the failure mode distributions are justified according to the circuit implementation and its physical area and documented accordingly.

# 5.2.3.4 About safe faults

ISO 26262-10 [61] states that safe faults can be faults of one of two categories:

- all n point faults with n > 2, unless the safety concept shows them to be a relevant contributor to a safety requirement, or
- faults that will not contribute to the violation of a safety requirement.

Analogue components are characterized by continuous signal regions and as such, tolerances are taken into consideration when used in systems. The tolerances on analogue functions as specified as part of the safety requirements allocated to that analogue component can be less constrained than the actual tolerance of the analogue component itself. For this reason, the fraction of the failure mode that leads to parametric failure or drift, but which remains within these tolerance ranges is safe. An analogue component has therefore an inherent capability to tolerate a fault. These faults are safe faults.

EXAMPLE 1 A resistor is used to limit the current flowing through a specific branch. A failure in the accuracy of the resistor increasing its value (e.g. of 50 %) but not preventing the current limiting function would be a safe fault.

A specific fault in an element can have a different classification depending on the specific safety requirement considered. For more details see ISO 26262-5.

Depending on the system configuration and the safety requirements some failure modes are not relevant, i.e. they cannot violate the requirements. In this case, these failure modes can be classified as safe: They contribute to the hardware safety metrics increasing the failure rate of safe faults.

EXAMPLE 2 An output driver can have an output slope control to limit the rise and fall times of the output value for EMI purposes. If the slew rate is irrelevant for the violation of the safety goal, failures in this slope control would be safe faults.

EXAMPLE 3 If a voltage regulator is used to supply digital circuits only, failure modes affecting the stability and the accuracy of the output voltage within the OV/UV thresholds can be classified as safe.

# 5.2.3.5 Example of quantitative analysis for an analogue component

A detailed example of quantitative analysis for analogue components is described in <u>Annex D</u>.

# 5.2.3.6 Dependent failures analysis

As noted in ISO 26262-9:2018, 7.4.2, NOTE, the analysis of dependent failures is performed on a qualitative basis because no general and sufficiently reliable method exists for quantifying such failures.

The steps reported in <u>4.7</u> are applicable also for analogue and mixed signal components. In the dependent failures analysis, there are aspects that can be clearly considered when addressing analogue components, parts or subparts.

Analogue circuits are by nature sensitive to noise and interference among different blocks or functions. For this reason, structures to guarantee sufficient independence by means of isolation and separation (e.g. by implementing barriers and/or guard-rings or placing circuits at certain distances or separating the power supply distribution and even the ground layer) are implemented for functional reasons. In fact, substrate, power supply and global signals like bias, clock or reset are often considered as a source of interference and special care is taken to reduce such effect. This good design practice, usually followed for functional reasons, provides benefits in terms of dependent failures avoidance.

Analogue circuits can be very sensitive to process variation resulting in mismatches in the device behaviour. To ensure the "same" transfer function of two blocks, as in the case of redundant parts, the symmetry of the design and physical layout is a key factor. In such cases, special attention is taken to ensure exactly the same layout of the two blocks including orientation, symmetrical placing, routing etc.; therefore diversity is not always a viable solution to improve the common cause failure avoidance for analogue circuits.

As a consequence of these aspects, the dependent failures initiators are often addressed by techniques ensuring isolation or separation instead of with techniques aiming to differentiate their effects.

In other cases, diversity can still be a valid technique to achieve the detection or avoidance of dependent failures. For instance, in a dual channel approach, using two diverse ADC architectures (e.g. successive approximation ADC and sigma delta ADC) can reduce significantly the probability of common cause failures.

#### 5.2.3.7 Verification of the architectural metrics computation

This sub-clause is addressing a specific part of the safety analysis verification: the verification of the architectural hardware safety metrics and in particular the fraction of safe faults and the failure mode coverage.

Possible approaches include:

 expert judgment founded on an engineering approach given that any data, either qualitative or quantitative, is supported by rationale and relevant arguments, and is documented accordingly;

NOTE 1 In some cases, such arguments can be derived from the functional characterization of the hardware elements responsible for the claimed parameters. The aim of the functional characterization is the systematic failure avoidance and not the hardware random failure but, in some cases, it can be used as evidence to prove the level of coverage with respect to a specific failure mode: This is the case in which the aim of a safety mechanism is to detect 100 % of one of more failure modes and this capability is guaranteed by design.

EXAMPLE 1 A voltage monitor as described in <u>5.2.4.2</u> is a typical safety mechanism used to detect overvoltage and under-voltage failure modes affecting the voltage regulator. If, during the hardware design verification, the functional characterization of the voltage monitor shows that:

 $-\,$  any event leading to a regulated voltage outside the expected range defined in the specification for enough time to make the supplied hardware circuit malfunction is detected by the voltage monitor; and

 any event leading to a variation of the regulated voltage inside the range defined in the specification for any time does not affect the correct behaviour of the hardware circuit supplied by the regulator;

then, such characterizations can be used as arguments to claim a detection equal to 100 % of the mentioned failure modes.

as mentioned in <u>4.8</u>, fault injection simulation during the development phase is a valid method to verify completeness and correctness of safety mechanism implementation with respect to hardware safety requirements. Fault injection using design models can be successfully used to assist the verification. This method can be applied to analogue and mixed signal components; and

NOTE 2 The fault injection campaign can be limited to a subset of faults or failures that are judged to be critical in a specific case. The most critical failure modes are identified after considering their distribution, their claimed amount of safe faults, their claimed level of detection and the safety mechanisms or safety requirements responsible for those levels.

 a combination of the above methods, i.e. fault injection which supports expert judgment by providing arguments and evidence for the cases judged more critical and /or addressable by fault injection method alone.

# 5.2.4 Examples of safety mechanisms

The following tables give a non-exhaustive list of examples of commonly used analogue safety mechanisms that complements the information contained in ISO 26262-5:2018, Annex D.

Some analogue safety mechanisms have a digital output signal which is used to control the reaction to a failure and bring the component to a safe state. In many cases, this information is stored so that it can be communicated through a digital interface. Other analogue safety mechanisms control or suppress a fault from resulting in the violation of a safety requirement and do not interface with the digital domain.

To comply with ISO 26262-5:2018, 8.4.8, the safety mechanisms described in the following tables can require additional measures to detect faults affecting them that, as dual-point faults, can lead to the violation of the safety goal.

The examples given in <u>Table 37</u> to <u>Table 40</u> are not exhaustive and other techniques can be used.

NOTE 1 It is not possible to give a general guidance on the DC because it strongly depends on the specific technology, type of circuit, use case etc.

NOTE 2 Evidence is provided to support the claimed diagnostic coverage.

Safety mechanism/ measure	See overview of techniques	Notes
Over and under voltage monitoring	<u>5.2.4.2</u>	Typically an analogue circuit with an output latched in a digital core.
Voltage clamp (limiter)	<u>5.2.4.3</u>	Typically used to suppress voltage transients or spikes.
Over-current monitoring	<u>5.2.4.4</u>	Typically an analogue circuit with an output latched in digital core.
Current limiting	<u>5.2.4.5</u>	Typically an analogue circuit with feedback to an analogue control loop (e.g. to disable regulator main pass element).
Power on reset	<u>5.2.4.6</u>	Functional block which keeps the circuit in a known initialized state until power supply rails and/or the clock signal are stable.

# Table 37 — Power supply

## Table 38 — Analogue I/O

Safety mechanism/ measure	See overview of techniques	Notes
Resistive pull up/down	<u>5.2.4.1</u>	Typically used on input signals to avoid floating conditions due to pin failure or external pin interconnect failure.
Filter	<u>5.2.4.8</u>	Analogue or digital circuit, typically used to suppress high frequency signal variation, like an output from analogue over & under voltage monitoring circuit.

Safety mechanism/ measure	See overview of techniques	Notes
Analogue watchdog	<u>5.2.4.7</u>	Typically a monostable circuit used to monitor proper operation of an oscillator.
Thermal monitor	<u>5.2.4.9</u>	Typically an analogue circuit with an output latched in digital core, or feedback to an analogue circuit control loop (e.g. to disable affected circuit).
ADC monitoring	5.2.4.11	An analogue circuit typically controlled and evaluated by a digital circuit.
Analogue BIST	<u>5.2.4.10</u>	Typically an analogue circuit controlled by a digital circuit that verifies correct functionality of analogue safety mechanisms like under/over voltage monitoring, current limit protection and ther- mal protection circuits.

Safety mechanism/ measure	See overview of techniques	Notes
ADC attenuation detec- tion	<u>5.2.4.12</u>	Typically an analogue circuit controlled by a digital circuit that validates the ADC conversion path by measuring a known and stable signal value.
Stuck on ADC channel detection	<u>5.2.4.13</u>	Typically an analogue circuit controlled by a digital circuit that validates the ADC conversion path by measuring a known and stable signal value.

#### Table 40 — Analogue to Digital converter

#### 5.2.4.1 Resistive pull up/down

**Aim:** To define a default voltage for a circuit node.

**Description:** A resistor is connected from a circuit node to either a supply voltage or ground to define a default voltage in the event that the driving signal becomes disconnected/high impedance. Commonly used on I/O pins.

EXAMPLE An un-driven or disconnected device/module input pin would be at an unknown voltage level. A pull-up resistor to the I/O supply voltage (or module supply voltage) or pull-down resistor to ground is used to keep the input at a known voltage level. The circuit itself could be a passive resistor or an active circuit like a current mirror.

#### 5.2.4.2 Over & under voltage monitoring

Aim: To detect, as early as possible, when a regulated voltage is outside the specified range.

**Description:** The regulated voltage is compared via a differential input pair to a low and/or a high analogue reference voltage representing the limits of the specified operating range. The monitor output will change state when the regulated voltage is outside of the defined voltage window indicating a fault.

EXAMPLE A window comparator is used to monitor the output of a Low Drop Out (LDO) regulator with reference voltages set to the minimum and maximum specified voltage levels in regulation.

# 5.2.4.3 Voltage clamp (limiter)

**Aim:** To prevent the voltage of a circuit node from exceeding the maximum voltage that can be safely supported.

**Description:** A voltage clamp limits the positive and/or negative voltage of a circuit node to an acceptable level determined by system and/or device process capability. Voltage clamps can be biased or unbiased. Unbiased clamps typically use Zener diodes to define the reference voltage while biased

clamps use a voltage source in combination with specialized diodes (Zener, Schottky) to define the acceptable voltage level. Voltage clamps are typically used to protect against transient events.

EXAMPLE An ESD protection circuit is a specialized voltage clamp typically implemented on I/O pins. It is designed to shunt the energy of a high voltage electrostatic discharge on the I/O pins away from the internal circuitry to ensure that internal circuitry is not exposed to excessive voltage levels during the ESD event.

## 5.2.4.4 Over-current monitoring

**Aim:** To detect, as early as possible, when the output current exceeds a certain value.

**Description:** The implementation of over-current monitoring can vary. A typical approach for a voltage regulator circuit with an MOS output device is to add a sense FET in parallel with a regulator main FET. The sense FET current, which is proportional to the main FET current, flows across a sense resistor. The voltage drop across the sense resistor is amplified and monitored by a voltage monitor.

NOTE The output of an over-current monitor is a digital output which is subsequently used as feedback to an analogue circuit control loop, and/or latched in a digital core which interfaces to the control and/or status monitoring circuits.

#### 5.2.4.5 Current limiter

**Aim:** To limit output current to a maximum level in order to maintain a safe operating area of the output device and prevent electrical overstress.

**Description:** A closed loop system using negative feedback from a current monitor to reduce the drive to the output device thereby limiting the output current.

#### 5.2.4.6 Power on reset

**Aim:** To hold the outputs of a system in a known state (typically off) until internal nodes have stabilized upon power up or power reset conditions.

**Description:** Typically, a bandgap-derived voltage reference is compared to an attenuated supply voltage in order to detect the minimum specified supply voltage which will ensure correct operation. Hysteresis is typically required to prevent oscillation as the attenuated supply voltage exceeds the reference voltage.

EXAMPLE An under-voltage monitor is a mechanism used to detect and drive power-on reset.

# 5.2.4.7 Analogue watchdog

**Aim:** To monitor proper operation of an oscillator.

**Description:** Typically implemented with a monostable circuit (one shot) which is reset on each cycle of the oscillator. If an oscillator transition does not occur within a specified time period defined by the monostable circuit, a fault signal is produced.

#### 5.2.4.8 Filter

**Aim:** To avoid transients potentially causing failures:

**Description:** A filter can be used in multiple ways as a safety mechanism.

EXAMPLE 1 A bypass capacitor can be used to suppress voltage transients. An RC time constant is used to evaluate whether the duration of a fault which has the potential to violate the safety goal is within the maximum fault handling time interval.

EXAMPLE 2 A digital de-glitch circuit can be used to filter level shifted analogue voltage comparator outputs.

## 5.2.4.9 Thermal monitor

Aim: To detect when circuit temperature exceeds a specified limit.

**Description:** Typically, a PTAT (proportional to absolute temperature) voltage is compared to a temperature independent reference voltage usually derived from a bandgap. The comparator will generate a fault signal when the PTAT voltage exceeds the reference voltage.

## 5.2.4.10 Analogue Built-in Self-Test (Analogue BIST)

**Aim:** Typically, to verify correct operation of diagnostic circuits and increase the detection of latent faults.

**Description:** The implementation of analogue BIST varies according to the diagnostic function to be verified. Analogue BIST typically involves exercising diagnostic circuits into and out of fault scenarios by injecting currents or voltages into the diagnostic circuit to ensure the diagnostic circuit can switch to both faulted and non-faulted states.

#### 5.2.4.11 ADC monitoring

**Aim:** To measure an analogue signal by means of digital conversion with an output processed/evaluated in the digital core as an independent/ redundant analogue signal monitor.

**Description:** A critical analogue signal for which accuracy is relevant is converted in a digital code by means of an independent ADC (e.g. located outside the component or, at least biased by an independent source). The digital code is then processed by the CPU or an equivalent digital machine in order to determine if the original analogue signal has the required performance in terms of accuracy and static and dynamic behaviour. The frequency of the sampling and the resolution of the ADC and digital processing define which failure modes can be detected and to what accuracy.

#### 5.2.4.12 ADC attenuation detection

**Aim:** To detect incorrect conversion of an analogue signal into its digital interpretation.

**Description:** Upon each background conversion loop, the element performs the conversion of the internal  $V_{mid}$  voltage both with and without the selectable attenuation switched in. The conversion results are stored respectively in separate SPI fields. A mathematical operation of dividing the attenuated result by the non-attenuated result verifies that the attenuation factor is within specified limits.

#### 5.2.4.13 Stuck on ADC channel detection

Aim: To detect stuck on faults affecting the input signal to be converted by the ADC

**Description:** The element provides a multiplexer channel with series resistor RPOST, which is selected only when converting the test voltage channels ( $V_{high}$ ,  $V_{low}$ ,  $V_{mid}$ ), and RPOST is otherwise bypassed. The value of RPOST is chosen such that a stuck-on channel within the post-buffer mux pulls one or more of the test voltage channels out of the expected voltage range.

#### 5.2.5 Avoidance of systematic faults during the development phase

Analogue and mixed signal components are developed based on a standardised development process.

The general requirements and recommendations related to hardware architecture and detailed design are defined in ISO 26262-5:2018, Clause 7.

The guidance in 5.1.9 can be applied to the analogue and mixed signal components if:

<u>Table 31</u> is replaced by <u>Table 41</u>; and

Copyright International Organization for Standardization Provided by IHS Markit under license with ANSI No reproduction or networking permitted without license from IHS

the usage of 3rd party validated macro blocks and to comply with each constraint and procedure \_ defined by the macro core provider, if practicable, is restricted to hard cores only.

Wear and aging are considered during development with proper verification and validation NOTE procedures.

ISO 26262-5:2018 Clause	Design phase	Technique/ Measure	Aim
6.5.1 hardware safety require- ments specifica- tion	Specification	Using an appropriate requirement manage- ment tool	To streamline the identification and tracking of the safety requirements for the hardware element.
6.5.2 hardware/ software interface specification		Using a model to describe hardware/software inter- face for critical elements	To reduce the risk of misinterpretation and to ensure consistency between hardware and software design.
7.5.1 hardware de- sign specification		Using an appropriate tool to allocate requirements to hardware design	To streamline the identification and tracking of the design specification for the hardware element.
7.4.1.6 Properties of modular hard- ware design	Design	Use of modular, hierarchi- cal, and simple design	The description of the circuit's functional- ity is structured in such a fashion that it is easily to understand. i.e. circuit function can be intuitively understood by its description without simulation efforts
7.4.1.6 Properties of modular hard- ware design		hardware design using schematics	Schematic entry is the method typically used for analogue circuitry.
7.4.4 Verification of hardware design		Behavioural model simulation for critical elements	Behavioural models are simplified models of the design. Behavioural modelling for analogue circuits allows for the evaluation of functionality in an early design stage (e.g. to prove the design concept) and a reduction in simulation time.
7.4.4 Verification of hardware design		Transistor level simula- tion	Simulation on transistor level is the method used to verify and validate dedicated critical functionalities of analogue circuits where simulation time is feasible.
7.4.4 Verification of hardware design		Safe operating area (SOA) checks done by design review and/or tools	An analogue circuit is composed of devices with different current/voltage capabilities. SOA checking ensures that each device will work safely within its specific operational area according to its technology.
7.4.4 Verification of hardware design		Corner simulations (i.e. technology process and environmental condi- tions spread)	In order to ensure block-level functionality, simulations are performed which take the spread of process parameters and environ- mental conditions into account.
7.4.4 Verification of hardware design		Monte Carlo simulations of most sensitive blocks	In order to ensure block-level functionality of critical circuits, the effect of on-chip process spread is simulated using a statistical ap- proach (i.e. Monte Carlo simulations)
7.4.4 Verification of hardware design		Mixed mode simulations for critical elements	To ensure the correctness of critical elements, e.g. analogue to digital interfaces, analogue/ digital closed loop control, digital circuits are simulated in the analogue domain.

#### Table 41 — Examples of measures to avoid systematic failures in analogue and mixed signal components

ISO 26262-5:2018 Clause	Design phase	Technique/ Measure	Aim
7.4.4 Verification of hardware design		Requirement Driven Ver- ification	All functional and safety-related require- ments are verified. To be shown via traceabili- ty between specification and verification plan
7.4.4 Verification of hardware design		Design for testability	Specific hardware structures (e.g. test modes, multiplexers) are included into the design and layout in order to test otherwise inaccessible circuit nodes and improve the test coverage
7.4.2.4 Robust design principles		Application of schematic design guidelines	Manual checks
7.4.4 Verification of hardware design		Application of schematic checkers	To perform automatic checks for example on interconnections or on the selection of the proper devices as a function of polarities. For example SOA (Safe Operating Area) checker
7.4.4 Verification of hardware design		Documentation of simula- tion results	Documentation of each data needed for a successful simulation in order to verify the specified circuit function
7.4.4 Verification of hardware design		Schematic design inspec- tion or walk-through	Design review usually includes inspection or walk-through.
7.4.4 Verification of hardware design		Application and valida- tion of hard-core (reused schematic design and/or layout)	Usage of an already proven schematic or layout.
7.4.4 Verification of hardware design		Verification for behav- ioural models (if used) against the transistor level description	Cross check between behavioural model and the transistor level schematic design by simulation
7.4.4 Verification of hardware design		Simulation of netlist with parasitics extracted from layout for critical elements	Back-annotated netlist simulated by ana- logue simulator
7.4.4 Verification of hardware design	Design	Verification of netlist with parasitics extracted from layout against the schematic netlist for criti- cal elements	Back-annotated netlist is checked against the schematic description in terms of simulation results in order to consider parasitic layout effects.
7.4.4 Verification of hardware design	Layout inspection or walk-through (avoid cross talk between noisy and sensitive nets; avoid signal path with	The layout of analogue circuits is mainly done manually (automation is very limited with respect to the analogue blocks) and so layout inspection is crucial.	
		minimum width; use of multiple contacts/vias to connect layers)	The design review usually includes layout inspection or walk-through.
7.4.4 Verification of hardware design		Design rule check (DRC)	The layout of analogue circuits is mainly done manually (automation is very limited with respect to the analogue blocks) and so design rule checking is more crucial than in the digital domain.
7.4.4 Verification of hardware design		Layout versus schematic check (LVS)	The layout of analogue circuits is typically done manually (automation is very limited compared to the analogue blocks) and so checking layout versus schematic is more crucial than in the digital domain.

Table 41 (continued)

ISO 26262-5:2018 Clause	Design phase	Technique/ Measure	Aim
7.4.4 Verification of hardware design	Hardware de- sign verification	Development by hard- ware prototyping	Verification of implemented functions by prototype (e.g. test chips, boards), can check particular points of the hardware design where design review is not sufficient.
6.5.3 hardware safety require- ment verification report	Verification	hardware safety require- ment verification report	Provide evidence of consistency with hardware specification, completeness and correctness
10.5.1 hardware integration and verification activ- ities	Hardware integration ver- ification	Verification of the completeness and cor- rectness of the design implementation on the component level	Perform component tests and reports
7.4.5 Production, operation, service and decommis- sioning 9.4.1.2, 9.4.1.3 Ded-	Safety-related special charac- teristics during chip production	Determination of the achievable test coverage of production test	Evaluation of the test coverage during pro- duction test with respect to the safety-relat- ed aspects of the component.
icated measures 7.4.5 Production, operation, service and decommis- sioning 9.4.1.2, 9.4.1.3 Ded- icated measures		Determination of meas- ures to detect and cull early failures	Assurance of the robustness of the manu- factured component. In most, but not every process, gate oxide integrity (GOI) is the key early life failure mechanism. There are multiple methods of screening early life GOI failures including high temp/high voltage op- eration (Burn-In), high current operation and voltage stress however these methods could have no benefit if GOI is not the primary con- tributor to early life failures in a process.
7.4.5 Production, operation, service and decommis- sioning 10 Hardware integration and verification	Evaluation of hardware ele- ment	Definition and execution of qualification tests like Brown-out test , High Temperature Operating Lifetime (HTOL) test and functional test-cases, Specification of require- ments related to produc- tion, operation, service and decommission Hardware integration and verification report	For an analogue component with integrated brown-out detection, the component func- tionality is tested to verify that the outputs of the analogue circuit are set to a defined state (for example by stopping the operation of the analogue circuits in the reset state) or that the brown-out condition is signalled in an- other way (for example by raising a safe-state signal) when any of the supply voltages moni- tored by the brown-out detection reach a low boundary as defined for correct operation. For an analogue component without integrat- ed brown-out detection, the analogue func- tionality is tested to verify if the analogue circuit sets its outputs to a defined state (for example by stopping the operation of the analogue circuit in the reset state) when the supply voltages drop from nominal value to zero. Otherwise an assumption of use is de- fined and an external measure is considered.

# Table 41 (continued)

# 5.2.6 Example of safety documentation for an analogue/mixed-signal component

Analogue and mixed-signal components are predominantly developed within a distributed development due to the specific nature of their functionality.
Guidelines reported in 5.1.11 for digital components can be used as a reference for the safety work products to be exchanged, however, an adaptation to the different development approach can be necessary.

- the DIA between the component manufacturer and the end user specifies which documents are to be made available from each party as well as the level of work-share between the parties; and
- the safety requirement specification defines the expected functionality of the component. It is critical that such specifications are carefully compiled by the end user, according to ISO 26262-8:2018, Clause 6, to ensure that correct functionality is understood by each supplier in the distributed development. A description about the usage of the elements of the component as well as identification of predefined on-chip/off-chip safety mechanisms is important to allow a proper safety analysis at a system or element level (e.g. to allow fault classification into safe, potential to violate a safety goal, etc., for each safety goal considered).

NOTE 1 If the component is developed out of context, the requirements derived from the technical safety concept are replaced by assumptions of use.

Documentation describing the capabilities of analogue and mixed signal components are listed below:

- the results of the checks against the applicable requirements of ISO 26262 series of standards, including confirmation measures reports, if applicable;
- safety analysis results as per agreement;

NOTE 2 These can be raw failures of the component, their distribution and diagnostic coverage offered from the specified safety mechanisms or a full FMEA for different safety requirements-

- information regarding the calculation of the failure rate (e.g. number of transistors); and
- a description of any assumptions of use of the component with respect to its intended usage.

NOTE 3 This can be consolidated in a "Safety Manual" or "Safety Application Note" of the analogue or mixed signal component.

#### 5.3 Programmable logic devices

#### 5.3.1 About programmable logic devices

#### 5.3.1.1 General

As shown in Figure 25, PLDs can be seen as a combination of configurable I/O, non-fixed functions (composed of logic blocks and user memory with a related configuration technology to configure them), signal routing capabilities connecting those logic blocks and fixed logic functions.



Figure 25 — A generic block diagram of a PLD

The non-fixed logic functions can include, but are not limited to, simple logic gates, multiplexers, inverters, flip-flops and memory to more complex functions such as digital signal processing functionality. Signal routing capabilities can range from simple point-to-point solutions, to complex bus interconnects with flexible routing possibilities and clocking options. PLDs can differ in their implementation of user memory. Some devices provide limited memory capabilities, whilst others provide local or global memory structures that can be used for a wide variety of applications. The more complex devices can also implement fixed functions such as CPUs, memory controllers, security modules, and others, thus freeing up design resources for user configurability. Clock, power and reset circuitries are fixed functions. It is up to the PLD design if single or multiple instances are implemented.

A common feature of PLDs is that users can configure them with the functionality adapted to the specific application needs. The design or configuration of the devices can be done with a variety of tools, ranging from the very simple to entire development suites supporting complex features such as timing analysis and optimization of the design. Once the user design is completed it can be programmed into the device. Different technologies support either one time programmability or the reprogramming of the device multiple times. These methods can be further distinguished by providing volatile or non-volatile capabilities. This is represented in the block diagram by the block labelled "configuration technology".

NOTE The safety-related capabilities of non-volatile technologies such as Flash (reprogrammable) or Antifuse (programmable) can differ from those of volatile technologies such as SRAM.

# 5.3.1.2 About PLD types

Table 42 provides a non-exhaustive list of commonly used PLD types.

Туре	Description
<b>P</b> rogrammable <b>A</b> rray <b>L</b> ogic (PAL)	One-time programmable devices implementing sum-of-products logic for each of its outputs.
<b>G</b> ate <b>A</b> rray <b>L</b> ogic (GAL)	Similar functionality as PALs with the feature of being program- mable many times.
Complex Programmable Logic Device (CPLD)	Non-volatile devices with similar functionality as PALs with a much higher integration rate and additional complex feedback paths.
Field Programmable Gate Array (FPGA)	Mostly volatile implementation of very sophisticated logic, routing and memory functions.

Table 42 — Commonly used PLD ty
---------------------------------

# 5.3.1.3 Functional safety lifecycle tailoring for PLD

#### 5.3.1.3.1 General

Figure 26 describes, using the same approach of ISO 26262-10,[61] how it is possible to tailor the functional safety lifecycle to PLDs.



Figure 26 — SEooC PLD hardware development

NOTE 1 The references shown in Figure 26 are related to the ISO 26262 series of standards.

NOTE 2 In the context of this document, PLD manufacturer refers to an organisation that develops the PLD and has the responsibility for the manufacturing of the PLD. PLD user refers to an organisation that develops a program for PLD or applies it in the application.

NOTE 3 Providers of IP blocks for PLD are considered in <u>4.5</u> of this document.

NOTE 4 Although each clause of the ISO 26262 series of standards is not shown in Figure 26, this does not imply that they are not applicable.

# ISO 26262-11:2018(E)

The following clauses give examples with respect to some specific part of the ISO 26262 series of standards for either PLD manufacturers or PLD users.

#### 5.3.1.3.2 ISO 26262-2 (management of functional safety)

In general, ISO 26262-2 adapted to the appropriate level is applicable for the PLD manufacturer and the PLD user.

EXAMPLE 1 ISO 26262-2:2018, 6.4.2.1 requires that a project manager is appointed at the initiation of the item development. For a PLD manufacturer it means that a project manager is appointed at the initiation of the PLD development.

EXAMPLE 2 According to ISO 26262-2:2018, 6.4.6.5 the safety plan includes item level planning such as the planning of the hazard analysis and risk assessment as given in ISO 26262-3 [64], Clause 6. Since the hazard analysis and risk assessment is done on item level only this requirement is not applicable for a safety plan on PLD level.

EXAMPLE 3 ISO 26262-2:2018, 6.4.11 requires a functional safety audit to be carried out for the item. Since it is not possible for the PLD manufacturer to carry out a safety audit on item level, it is handled on PLD level instead.

EXAMPLE 4 ISO 26262-2:2018, 7.4.2.1 requires the organization to appoint persons with the responsibility and the corresponding authority, as given in ISO 26262-2:2018, 5.4.2.7, to maintain the functional safety of the item after its release for production. For a PLD manufacturer this means that a person is appointed for maintaining the functional safety of the PLD after its release for production, instead of being responsible for maintaining the functional safety of the whole item.

#### 5.3.1.3.3 ISO 26262-3 (concept phase)

With respect to ISO 26262-3, the PLD manufacturer usually does not have any responsibility during the concept phase, unless the PLD manufacturer also assumes the role of item integrator. If the PLD user is responsible on item level, this part is applicable.

#### 5.3.1.3.4 ISO 26262-4 (product development at the system level)

A PLD can be developed as an SEooC. For an SEooC development, ISO 26262-4:2018, Clause 6 and ISO 26262-4:2018, Clause 7 are partially or fully in scope. Guidelines for SEooC development can be found in ISO 26262-10 [61].

EXAMPLE Dedicated hardware safety measures can be implemented on the PLD by the PLD manufacturer to support the technical safety concept. Other measures can depend on the implemented user circuitry and can require specific measures (e.g. redundancy in logic, external watchdog) and are the responsibility of the user. The assumptions made by the PLD manufacturer on the system level measures are documented and verified by the PLD user.

If the PLD user is also the item integrator, ISO 26262-4 is fully in scope.

#### 5.3.1.3.5 ISO 26262-5 (product development at the hardware level)

All the ISO 26262-5 clauses, including ISO 26262-5:2018, Clause 8 and ISO 26262-5:2018, Clause 9, are applicable to PLD manufacturers and PLD users according to their level of contribution to the overall safety concept.

EXAMPLE If the PLD does not include any hardware safety mechanisms, the main role of PLD manufacturer is to provide base failure rate, failure modes, and failure modes distribution using, for example, the methods described in <u>4.6</u> of this document. A reference or exemplary computation of hardware architectural metrics can be provided but the PLD user computes the metrics for the specific design to be implemented in the PLD.

With respect to ISO 26262-5:2018, Clause 8 and ISO 26262-5:2018, Clause 9, the responsibility of PLD manufacturers is generally related to providing the information, methods and/or tools needed to enable PLD users to compute and verify the metrics, including:

- the distribution of failure modes; and

- the diagnostic coverage values for the safety mechanisms that are embedded in the PLD (see <u>5.3</u>).

With respect to ISO 26262-5:2018, Clause 10, for semiconductor components it is assumed that it is not related only to integration tests but it is applicable as well to PLD manufacturers and PLD users testing activities according to their level of contribution to the overall safety concept. Further information on diagnostic coverage is provided in <u>5.3.4</u>.

#### 5.3.1.3.6 ISO 26262-6 (product development at the software level)

Based on ISO 26262-4:2018, 6.4.6.5, requirements of ISO 26262-5 and ISO 26262-6 can be combined for programmable logic like PLDs.

In the case of a high-level synthesis flow, like developing in OpenCL, C-to-HDL flows, or a model based approach, interactions with the requirements of ISO 26262-6 are relevant for the development of the high level language code. ISO 26262-5 is relevant for the subsequent steps used for traditional PLD development.

If the development flow for PLD users and PLD manufacturers is based on HDL languages, this is similar to the one used to develop microcontrollers, so ISO 26262-5 applies. ISO 26262-6 is not relevant in this case.

NOTE Specific techniques and measures for user PLD circuit development are discussed in <u>5.3.5.3</u>. For many methods there are similarities with respect to what is specified in ISO 26262-6, e.g. observation of coding guidelines.

#### 5.3.1.3.7 ISO 26262-7 (production and operation)

In general ISO 26262-7 adapted to the appropriate level is applicable for the PLD manufacturer. This also applies to the PLD user when involved in the production of a hardware element of the item or of the item itself.

EXAMPLE 1 In ISO 26262-7:2018, 5.4.1.1 the requirement is to plan the production process by evaluating the item. In the context of the PLD manufacturer the planning is done by evaluating the PLD instead of the item.

EXAMPLE 2 ISO 26262-7:2018, 5.4.1.4 requires the identification of reasonably foreseeable process failures and their effect on functional safety and to implement appropriate measure to address these issues. It is applicable to a PLD production without modification.

EXAMPLE 3 ISO 26262-7:2018, 5.4.3.5 requirements for decommissioning instructions are typically not applicable to PLDs

EXAMPLE 4 To comply with ISO 26262-7:2018, 7.4.1.1 the PLD manufacturer implements a field monitoring process for the PLD.

#### 5.3.2 Failure modes of PLD

In line with the lifecycle shown in <u>5.3.1.3</u>, <u>Table 43</u> summarises the failure modes that can be of concern for PLD users. Failure modes for PLD can be derived by applying key words as mentioned in <u>4.3.2</u>.

NOTE The listings do not claim exhaustiveness and can be adjusted based on additional known failure modes.

Element	Description	Analysed failure modes
(see <u>Figure 25</u> )		
Fixed Function IPa		See <u>Table 30</u> .
PLD Digital I/O		See ISO 26262-5:2018, Table D.1, element "Digital I/O" and <u>Table 30</u> .
Logic Block <sup>d</sup>		Permanent corruption of the function implemented by the logic block.
		Transient corruption of the function implemented by the logic block. <sup>b</sup>
Configuration	See <u>5.3.1.1</u>	Unintentional permanent change of the configuration of the logic block.
Technology	Unintentional transient change of the configuration of one logic block. <sup>c</sup>	
PLD Analogue I/O		See ISO 26262-5:2018, Table D.1, element "Analogue I/O" and <u>Table 36</u> .
User Memory		See <u>5.1.3</u> .
Signal Routing		Permanent corruption of the function implemented by a group of logic blocks, including time delay of the function.
capability <sup>e</sup>		Transient corruption of the function implemented by a group of logic blocks.

#### Table 43 — Example of failure mode for PLD

<sup>a</sup> As described in <u>5.3.1</u>, the fixed function IPs are a combination of elements similar to those that can be found in microcontrollers. They are typically implemented in a separated area with respect to the non-fixed functions and therefore they can be considered in each aspect similar to the elements discussed in ISO 26262-5:2018, Table D.1 and 5.1.2 and 5.1.3 for digital components.

<sup>b</sup> The relevance of this failure mode depends on the type of PLD technology and type of Logic Block, see <u>5.3.1.2</u>.

<sup>c</sup> The relevance of this failure mode depends on the type of PLD technology, see <u>5.3.1.2</u>.

<sup>d</sup> The I/O configuration logic can be inside the fixed function IP or in the I/O itself.

Wires and routing of configuration technology are considered in "Signal Routing Capability"

# 5.3.3 Notes on safety analyses for PLDs

#### 5.3.3.1 Quantitative analysis for a PLD

A similar approach as discussed in <u>5.1</u> can also be used for PLDs. A quantitative analysis of the PLD including the user design can be performed on different abstraction levels depending on the information available to the PLD user.

Information about the PLD usage and user design is refined during the development phase of the design and the analysis is repeated based on the latest information. The quantitative analysis of the PLD design can be augmented by a dependent failure analysis as described in <u>5.3.3.2</u>.

The following two sub-clauses describe examples of PLD die failure rate calculations and examples of the distribution of the failure rate to the identified failure modes.

The hardware architectural metrics can be determined in a similar way to the example given in <u>Annex C</u> of this document. The level of detail required for the analysis depends on the targeted ASIL and the application.

#### 5.3.3.1.1 Example of PLD die failure rate calculation using the model in <u>4.6.2.1.1</u>

The failure rates can be estimated as described in 4.6.

For estimating failure rate of PLD die, the following are considered:

 failure rate related to Configuration technology. Depending on industry sources, treatment of the transistors related to the configuration technology is different, i.e. the configuration technology is considered as a separate entry of the computation, or the configuration technology in the logic blocks, user memory entries and other relevant elements. - failure rate of unused resources. There are two possibilities both of which are applicable. One approach is that the unused resources are considered as not safety-related. Depending on the PLD structure, a dependent failure analysis can analyse the influence of the unused logic on the user design. An alternative approach is to consider the unused logic as safety-related and to estimate the respective fraction of faults that will lead to a safe failure ( $F_{safe}$  according ISO 26262-10 [61]). This estimation can be done by means of a quantitative analysis supported by information provided by the PLD manufacturer.

NOTE 1 If failure rates provided by the PLD manufacturer are used, any de-rating factor applied to the provided data is made available.

NOTE 2 This sub-clause extends the example in  $\frac{4.6.2.1.1.1}{1.0}$ . Since assumptions are similar, not every note is repeated. A PLD with the characteristics outlined in <u>Table 44</u> is used for the example.

Element	Resources	Assumed IEC 62380 category	
Logic blocks	1 000	CPLD (EPLD, MAX, FLEX, FPGA, etc.)	
User memory	16 kb	Low-consumption SRAM	
Fixed function IP	20 k gates	Digital circuits, microcontroller, DSP	
Configuration technology	10 kb	Low-consumption SRAM	
NOTE For the Logic blocks, the CPLD entry of Figure 10 has been used as example. For modern volatile FPGA devices, the			

#### Table 44 — PLD resource overview

NOTE For the Logic blocks, the CPLD entry of Figure 10 has been used as example. For modern volatile FPGA devices, the LCA (RAM based) entry can be preferable.

The complete PLD failure rate can be computed as shown in <u>Table 45</u>. The failure rates in <u>Table 45</u> can be used to calculate the failure rates for this specific user design. The assumptions made for the user design are given in <u>Table 46</u>.

Element	λ <sub>1</sub>	N	α	λ2	Base FIT	De-rating for temp	Effective FIT
Logic blocks	2,0 × 10 <sup>-5</sup>	100 000	10	34	34,0604	0,17	5,7903
		(100 transistors per macrocell)					
User memory	1,7 × 10-7	98 304	10	8,8	8,8005	0,17	1,4961
		(6 transistors/bit for a low-consump- tion SRAM)					
Fixed function IP	3,4 × 10 <sup>-6</sup>	80 000	10	1,7	1,7082	0,17	0,2904
		(4 transistors/ gate)					
Configuration technology (based on SRAM)	1,7 × 10-7	61 440 (6 transistors/ bit for a low-con- sumption SRAM)	10	8,8	8,8003	0,17	1,4961
Sum					53,3694		9,0729

# Table 45 — Example of the computation of the failure rates for the PLD

NOTE 1 It is assumed that the number of transistors per macrocell (100, as derived from Figure 10) does not include the transistors related to the configuration technology. For this reason the configuration technology is considered as a separate entry of the computation. An alternative approach could be to adapt the number of transistors and include the configuration technology in the logic blocks, user memory entries and other relevant elements.

NOTE 2 This table can be used also to derive a unitary FIT by dividing the resulting effective FIT with the number of elements.

EXAMPLE The FIT/logic block can be computed as 5,7903/1 000 = 0,0057.

NOTE 3 As shown in <u>4.6</u>, alternatives are possible for the temperature de-rating factor. Those alternatives are applicable as well for PLDs.

#### Table 46 — Example of user design resource usage and failure rate calculation

Element	Resource usage	Effective FIT
Logic blocks	23 %	1,3318
User memory	10 %	0,1496
Fixed function IP	100 %	0,2904
Configuration technology (based on SRAM)	15 %	0,2244
Sum		1,9962

The data can be further refined if more detail about the user design is available. For example a logic block has different configuration options and the user design can only use a certain configuration. This allows to further de-rate the calculated failure rate.

NOTE 3 A dependent failure analysis can be used to analyse the influence of the different configuration options on the user design.

NOTE 4 The derivation of the de-rating factor can be facilitated by appropriate design tools.

# 5.3.3.1.2 Example of a transient failure rate calculation for PLDs

The computation of the transient failure rate for PLDs can follow 4.6.

NOTE If the transient failure rate provided by the PLD manufacturer includes a de-rating factor (for example based on average PLD utilization factor or based on operational profile), this factor is explained to the PLD user.

<u>Table 46</u> can be used to calculate the failure rates for this specific user design in the same way that failure rates for transient faults were calculated in the previous clause.

Not for Resale, 12/20/2018 05:12:40 MST

#### 5.3.3.1.3 Example of distribution of PLD failure rate to failure modes

Once the PLD failure rate has been estimated, it is distributed to the identified failure modes, i.e. the failure modes distribution is computed.

For PLD manufacturers, the failure modes distribution can be computed as described in <u>5.1</u>.

The following are examples of possible approaches for identification of failure modes and respective determination of the failure modes distribution for PLD users:

- a) Identification of the failure modes at the functional block level of the user PLD design; assumption of an equal distribution of the PLD failure rate to the identified failure modes;
- b) Identification of the failure modes at the functional block level of the user PLD design; estimation of the distribution of the PLD failure rate to the identified failure modes based on expert judgment taking resource estimation (e.g. fixed function IP, number of logic blocks, user memory, etc.) into account, supported by documented evidences; and
- c) Identification of the failure modes by means of a partitioning of the implemented user PLD design in elementary subparts; estimation of the distribution of the PLD failure rate to the identified failure modes based on the implemented user PLD design facilitated by information provided by the PLD manufacturer taking detailed resource utilization into account. This could be supported by appropriate design tools.

NOTE 1 In the context of PLD manufacturer, the elementary subpart can be taken as a set of flip-flops and the related fan-in gates. In the same way, in the context of PLD users, the elementary subpart can be taken as the group of logic cells, constructed of flip-flops in a logic block and the combinatorial logic represented by logic blocks. The level of detail, i.e. the number of elementary subparts considered depends on the type of safety mechanism used and the application.

NOTE 2 The level of accuracy of the resulting quantitative data varies depending on the approach used.

EXAMPLE 1 If information on the implemented user PLD design is available, then approach c) can provide the highest level of accuracy. If this information is not available and no argument can be given why one of the failure modes is more likely than the other, the approach a) can be used.

NOTE 3 The required level of accuracy of the failure mode distribution depends also on the type of safety mechanism used and the application.

EXAMPLE 2 In the case of a user PLD design in lock-step, approach a) can be sufficient because a non-uniform distributed value for the failure mode distribution will not affect the claimed diagnostic coverage. For a user PLD design relying on a software test library to periodically test the PLD hardware, if arguments exist that one of the failure modes is more likely than the other approaches b) or c) are used depending on the required level of accuracy.

NOTE 4 A detailed failure mode definition like the one provided by approach c) can help to provide rationale for diagnostic coverage.

NOTE 5 For transient faults, the resource utilization can consider the number of flip flops included in the logic blocks and the number of user memory bits of the user PLD design and number of configuration bits utilised by the user PLD design

<u>Table 47</u> shows an example, based on <u>Annex E</u>, of the three approaches described above. It considers a SPI module implemented in a PLD.

Failura mada	Subparts involved	2)	b)	c)
Fallule moue	Subparts involveu	aj	See NOTE 1	See NOTE 2
Wrong or no clock	Clock generation	25 %	10/110 = 9,09 %	10/90 = 11,11 %
Wrong or no data	Peripheral bus interface			
reception	Input shift register	25.04	40/110 = 36,36 %	30/90 = 33,33 %
	Data received register	23 %		
	I/O pads			
Wrong or no data sent	Peripheral bus interface			
	Output shift register	25.04	40/110 - 26 26 04	20/00 - 22 22 04
	Data sent register	23 70	40/110 - 30,30 %	30/90 - 33,33 %
	I/O pads			
Wrong configuration	Configuration registers	25.0/	20/110 - 10 10 0/	20/90 = 22,22 %
of SPI	Peripheral bus interface	25 %	20/110 = 18,18 %	

# Table 47 — Example of approaches for PLD failure modes distribution computation at PLD user level

NOTE 1 For this example, it is estimated that each subpart consumes 10 logic blocks and therefore it is estimated that each failure mode has a failure mode distribution proportional to the sum of logic blocks consumed by each subpart involved in the failure mode.

NOTE 2 The difference between b) and c) is that the resource usage for the specific failure mode is not estimated, instead the actual number of resources which contribute to the failure mode is computed. This can be done on the subpart level and also down to the elementary subpart level, if the logic blocks contributing to the failure mode span different subparts. In the example, it is measured that: Input shift register, output shift register, data received register and data send register are contributing 100 % to the respective failure mode and 0 % to the others; peripheral bus interface is measured to contribute 50 % to each data related failure mode and 100 % to configuration failure mode; I/O pads are measured to contribute 50 % to each data related failure mode.

# 5.3.3.1.4 Verification of completeness and correctness of safety mechanism implementation with respect to hardware

As described in <u>4.8</u>, fault injection simulation during the development phase is a valid method to verify the completeness and correctness of the safety mechanism implementation with respect to hardware safety requirements and also to assist verification of safe faults and computation of their amount and failure mode coverage, as described in <u>5.1.10</u>. This applies for PLD manufacturers as well.

With respect to PLD users, in the case where fault injection is necessary and no detailed information is available about how the user PLD design is mapped to PLD logic blocks, fault injection can be performed on the logic design before mapping.

EXAMPLE If fault injection is necessary to provide a rationale for the diagnostic coverage claimed by a software test library periodically testing the user PLD design, then fault injection can be executed at a different level. For example, starting from the RTL design describing the user PLD design and then synthesizing it to obtain a reference netlist on which fault injection is performed. If the reference netlist does not correspond to the PLD design, then an argument is provided to explain why the injected faults are meaningful with respect to the assumed implementation of the PLD design.

# 5.3.3.2 Dependent failure analysis for a PLD

As for any integrated circuit, it is important to consider dependent failures, especially if hardware safety mechanisms or requirements for redundancy are implemented in the same component.

NOTE The flow for DFA considered in this sub-clause is considered equivalent to the specificities in <u>4.7</u>. <u>Table 48</u> describes specificities — if any — to be considered in addition with respect to the steps defined in <u>4.7</u>, for both PLD manufacturer and PLD users.

Step (see <u>Figure 23</u> )	PLD manufacturer	PLD user	
B1: Identify hardware and software elements.	As defined in <u>4.7</u> .	As defined in <u>4.7</u> .	
B2: Identify dependent failures initiators.	Analysis considers also the inter- actions between configurable and fixed logic, including interactions related to reset or the configura- tion technology <sup>a</sup> .	Analysis considers also the impact of failures affecting the configu- ration technology and therefore potentially affecting multiple logic blocks at the same time.	
B6: Identify necessary safety meas- ures to control or mitigate dependent failures initiators.	Analysis considers also the pos- sibilities for providing separa- tion between configurable and fixed logic	Analysis considers also the pos- sibilities for providing separation between logic blocks	
B10: Evaluate the effectiveness to control or to avoid the dependent failure.	As defined in <u>4.7</u> .	As defined in <u>4.7</u> .	
<sup>a</sup> For example, a fault in the fixed logic causing the configurable logic to lose the configuration			

#### Table 48 — Specificities of DFA for PLD manufacturers and PLD users with respect to 4.7

The DFI listed in <u>Table 49</u> and <u>Table 50</u> are equivalent to the statements in <u>4.7</u>. Any additions regarding DFI or countermeasures are applicable to PLD manufacturers and users alike.

#### Table 49 — Specificities of DFI for PLD manufacturer and PLD user with respect to 4.7

Dependent Failure Initiators (DFI)	PLD manufacturer DFI	PLD user DFI
Failure of shared	As defined in <u>4.7</u>	Potential dependency of the available clock networks
resources <sup>a</sup>		Failures of configuration technology (e.g. shared short or long distance common interconnects)
		Failures of shared programmable I/Os
		Wrong PLD configuration due to failures of external configuration memory or related interconnection
Single physical root cause	As defined in <u>4.7</u>	Faults (e.g. in reset logic) causing the complete or partial loss of the PLD configuration
Development faults	Insufficient distance or	Wrong usage of tools provided by PLD manufacturer <sup>b</sup>
	and configurable logic	See also <u>4.7</u>
Manufacturing faults	As defined in <u>4.7</u>	Wrong usage of tools for configuration programming <sup>b</sup>
Installation faults	As defined in <u>4.7</u>	As defined in <u>4.7</u>
Service faults	As defined in <u>4.7</u>	Wrong usage of on-line reconfiguration functions
a In the context of PLD, "con	nmon" means not only shared	resources within either configurable or fixed logic but also

<sup>a</sup> In the context of PLD, "common" means not only shared resources within either configurable or fixed logic but also shared resources between configurable and fixed logic.

<sup>b</sup> For example, user wrongly applies isolation/separation constraints.

DFI	PLD manufacturer countermeasures	PLD user countermeasures
Failure of shared resources <sup>a</sup>	As defined in <u>4.7</u>	Analysis of dependency of clock networks and dedicated clock monitors
		Analysis of failures of configuration technology and consequent adoption of separation/isolation techniques
		Analysis of failures of shared programmable I/Os and consequent adaptation of I/Os safety protocols
		Integrity check (e.g. via CRC check) of PLD configura- tion during runtime
Single physical root cause	As defined in <u>4.7</u>	Analysis of dependency of the reset networks and dedi- cated watchdogs
Development faults	Proper isolation or sep- aration between fixed and configurable logic	As defined in <u>4.7</u>
Manufacturing faults	As defined in <u>4.7</u>	Proper instructions in PLD tool manual to prevent DFI
Installation faults	As defined in <u>4.7</u>	As defined in <u>4.7</u>
Service faults	As defined in <u>4.7</u>	Restricted use of on-line reconfiguration functions
<sup>a</sup> In the context of PLD, "con shared resources between conf	nmon" means not only share igurable and fixed logic.	d resources within either configurable or fixed logic but also

#### Table 50 — Countermeasures related to DFI for PLD manufacturer and PLD user

#### 5.3.4 Examples of safety mechanisms for PLD

<u>Table 51</u> lists examples of safety mechanisms that can be used to address PLD failure modes described in <u>Table 43</u>.

NOTE This table is not exhaustive and other techniques can be used, provided evidence is available to support the claimed diagnostic coverage.

Element	Examples of safety mechanisms
Fixed function IP	<u>Table 34</u> .
Cleal	ISO 26262-5:2018, Table D.8
CIOCK	On-chip clock status indication <sup>a</sup>
	ISO 26262-5:2018, Table D.7
Power supply	Separate voltage planes <sup>b</sup>
Digital I/O	ISO 26262-5:2018, Table D.5
Analogue I/O	ISO 26262-5:2018, Table D.5

<sup>a</sup> Many PLDs offer clock generation and management resources and also provide monitoring of clock functionality and associated status pins/register to indicate when a specific clock is functioning properly (e.g. whether or not a clock output is in proper phase with a master clock input).

<sup>b</sup> Voltage plane means electrically isolated voltage supply plane regions with each plane region being connectable to an external supply voltage.

<sup>c</sup> Refers to the capability of many programmable devices to check the contents of their configuration registers and compare those to the intended (design specific) contents. If a mismatch is detected, this feature can change the status of an output pin or generate an interrupt so that the system can respond appropriately. To improve the usability as an online monitoring safety mechanism an efficient read back test can prioritize between safety-related and non-safety-related parts within a device. Safety related parts can be checked more frequently to considerably shorten failure detection time.

Element	Examples of safety mechanisms	
	ISO 26262-5:2018, Tables D.4	
Logic block	Table 34	
	Mix of spatial and temporal redundancy by means of recon- figuration	
Off-chip communication	ISO 26262-5:2018, Tables D.6	
Configuration to shaplagy	<u>Table 32, Table 33</u>	
Configuration technology	Read-back on download by downloading device <sup>c</sup>	
User memory	Table 32, Table 33	
Signal routing capability	Table 35	

 Table 51 (continued)

<sup>a</sup> Many PLDs offer clock generation and management resources and also provide monitoring of clock functionality and associated status pins/register to indicate when a specific clock is functioning properly (e.g. whether or not a clock output is in proper phase with a master clock input).

<sup>b</sup> Voltage plane means electrically isolated voltage supply plane regions with each plane region being connectable to an external supply voltage.

c Refers to the capability of many programmable devices to check the contents of their configuration registers and compare those to the intended (design specific) contents. If a mismatch is detected, this feature can change the status of an output pin or generate an interrupt so that the system can respond appropriately. To improve the usability as an online monitoring safety mechanism an efficient read back test can prioritize between safety-related and non-safety-related parts within a device. Safety related parts can be checked more frequently to considerably shorten failure detection time.

#### 5.3.5 Avoidance of systematic faults for PLD

#### 5.3.5.1 Avoiding systematic faults in the implementation of PLD

Since there are no significant differences in the specification, design and verification flow used by PLD manufacturers with respect to the flow used by digital component manufacturers, the same recommendations given in <u>5.1.9</u> (and related <u>Table 31</u>) can be applied.

#### 5.3.5.2 About PLD supporting tools

PLD related tools can be distinguished in two categories:

- tools used prior to the production (i.e. used by PLD manufacturers); and
- tools used by PLD users.

The confidence in use of tools belonging to both categories are analysed according to the requirements of ISO 26262-8:2018, Clause 11.

EXAMPLE 1 According ISO 26262-8:2018, Clause 11, a tool used for place and route by the PLD manufacturer can be considered TI2, since its malfunction can introduce an error in a safety-related element being developed; If it can be shown that design rule check (DRC) and layout versus schematic (LVS) checks with appropriate rule sets, as foreseen in state-of-the-art IC design flows, can detect possible errors introduced by the tool with a high degree of confidence, then a TD1 can be claimed. In this case it can be considered TCL1 based on ISO 26262-8:2018, Table 3.

EXAMPLE 2 According ISO 26262-8:2018, Clause 11, a tool used for place and route by the PLD users can be considered TI2, since its malfunction can introduce an error in a safety-related element being developed. If the error can be detected with a medium degree of confidence by the consequent hardware and integration tests, due to the complexity of the circuitry, it can be considered TD2. Therefore it can be considered as TCL2 based on the ISO 26262-8:2018, Table 3. If the ASIL of the respective item is for example ASIL B, the tool provider can qualify the software tool by using an appropriate combination of "increased confidence from use" and "evaluation of the tool development process".

#### 5.3.5.3 Avoiding systematic faults for PLD users

For PLD manufacturers, as for a microcontroller, a PLD is developed based on a standardised development process for which the example in 5.1.9 applies.

The two following approaches are examples of how to provide evidence that sufficient measures for the avoidance of systematic failures have been addressed by the PLD user during the development, by using appropriate processes:

- using a checklist (see <u>Table 52</u>); and
- using field data from similar products, which were developed using the same process as the target device (for example using ISO 26262-8:2018, Clause 14).

ISO 26262-5:2018 re- quirement	Design phase	Technique/Measure	Aim
7.4.1.6 Modular design properties	Design entry	Structured description and modularization	The description of the PLD's functionality is structured in such a fashion that it is easily readable, i.e. circuit function can be intuitively understood on basis of description without simulation efforts
7.4.1.6 Modular design properties		Design description in HDL	Functional description at high level in hardware description language, for example such like VHDL or Verilog.
7.4.2.4 Robust design principles		Observation of coding guidelines	Strict observation of the coding style results in a syntactically and semantically correct cir- cuit code
7.4.2.4 Robust design principles	Design entry	Restricted use of asynchronous constructs	Avoidance of typical timing anomalies during synthesis, avoidance of ambiguity during simulation and synthesis caused by insufficient modelling, design for testability.
			This does not exclude that for certain types of PLD implemen- tations, asynchronous logic could be useful; in this case, the aim is to suggest additional care to handle and verify those circuits.
			The timing of asynchronous re- sets bears risks due to different propagation times to a poten- tially large number of attached elements. Since the asynchro- nous reset signal is not corre- lated to the clock of attached synchronous elements, meta- stability can be a problem upon reset deassertion. Arising prob- lems are expected to depend on design and environment factors, such as temperature and fanout of the reset net.

Table 52 — Examples of measures to avoid systematic failures for PLD users

# ISO 26262-11:2018(E)

ISO 26262-5:2018 re- quirement	Design phase	Technique/Measure	Aim
7.4.2.4 Robust design principles		Synchronisation of primary in- puts and control of metastability	Avoidance of ambiguous circuit behaviour as a result of set-up and hold timing violation
7.4.4 Verification of hard- ware design		HDL simulation	Pre-silicon verification of circuit described in VHDL or Verilog by means of simulation
7.4.4 Verification of hard- ware design		Functional test on module level (using for example HDL test benches)	Pre-silicon verification "Bot- tom-up"
7.4.4 Verification of hard- ware design		Functional test on top level	Verification of the PLD (entire function)
7.4.4 Verification of hard- ware design		Functional and structural cov- erage-driven verification (with coverage of verification goals in percentage)	Quantitative assessment of the applied verification scenarios during the functional test. The target level of coverage is de- fined and shown
7.4.4 Verification of hard- ware design		Application of code checker	Automatic verification of coding rules ("coding style") by code checker tool.
7.4.4 Verification of hard- ware design		Documentation of simulation results	Documentation of each data needed for a successful sim- ulation in order to verify the specified circuit function.
7.4.4 Verification of hard- ware design		Integration and verification of soft IPs	See <u>4.5</u> of this document.
7.4.4 Verification of hard- ware design	Synthesis, mapping, floor plan-	Check of PLD vendor require- ments and constraints	Requirements and constraints defined by PLD vendor are con- sidered during PLD design
7.4.4 Verification of hard- ware design	ning, place- ment, routing	Analysis of PLD supporting tool outputs	Outputs of PLD supporting tools are analysed. Arguments are provided to waive warnings and Errors.
7.4.1.6 Modular design properties		Documentation of constraints, results and tools	Documentation of each defined constraint that is necessary for an optimal synthesis, mapping, placement and routing of the PLD design
7.4.1.6 Modular design properties		Script based procedures	Reproducibility of results and automation of the synthesis, mapping, placement and routing
7.4.4 Verification of hard- ware design		Simulation and timing verifica- tion of the final netlist	Independent verification of the netlist after synthesis, mapping, placement and routing — in- cluding timing verification
7.4.4 Verification of hard- ware design		Comparison of the final netlist with the reference model (for- mal equivalence check)	Functional equivalence check of the final netlist with RTL.
7.4.2.4 Robust design principles		Adequate time margin for pro- cess technologies in use for less than three years	Assurance of the robustness of the implemented circuit functionality even under strong process and parameter fluctua- tion. A time margin in the timing analysis is considered either in the libraries or by PLD user.

Table 52 (continued)

ISO 26262-5:2018 re- quirement	Design phase	Technique/Measure	Aim
7.4.4 Verification of hard- ware design		Design rule check (DRC)	Execution of design rule checks on floor planned logic
9.4.1.2, 9.4.13 Dedicated measures	PLD inte- gration and	PLD verification	Verification of the PLD proto- type, including verification of
10 Hardware integration and verification	testing		PLD correct configuration (e.g. using checksums).
7.4.5 Production, opera- tion, service and decom- missioning		PLD integration	Verification and integration of the PLD in the system
9.4.1.2, 9.4.1.3 Dedicated measures			
10 Hardware integration and verification			

 Table 52 (continued)

#### 5.3.6 Example of safety documentation for a PLD

Recommendations for the safety documentation for an SEooC digital component are given in <u>5.1.11</u>, this can be consolidated in a "Safety Manual" or "Safety Application Note". Those recommendations can be used also by PLD manufacturers and PLD users, with the following remarks:

- the DIA between PLD manufacturer and PLD user specifies which documents are made available and what level of detail is provided to the PLD user;
- the main focus of the safety documentation provided by PLD manufacturer is:
  - the description of the results of the analyses of the development processes of the PLD manufacturer with respect to the applicable requirements of ISO 26262;
  - the description of the results of the analyses of the PLD supporting tools with respect to the applicable requirements of ISO 26262;
  - the provision of information (for example the PLD failure rate, the PLD failure modes with the related failure modes distribution, the claimed diagnostic coverage for safety mechanisms that are already implemented in the PLD etc.) to be used by PLD users during their safety analyses;
  - proposals or examples of safety mechanisms, for example with respect to dependent failures etc.; and
  - the list of assumptions of use to guide PLD users in the correct utilisation of the safety-related information provided with the PLD;
- the work products of the safety lifecycle are provided by the PLD user. The completeness of the work products depends on whether the PLD user also assumes the role of the item integrator.

#### 5.3.7 Example of safety analysis for PLD

A detailed example of a quantitative safety analysis for PLD is described in <u>Annex E</u> of this document.

#### 5.4 Multi-core components

#### 5.4.1 Types of multi-core components

There are two types of multi-core component:

- homogeneous multi core components which include only identical PE, and;

- heterogeneous multi-cores components which have non-identical PEs, typically with different Instruction Set Architecture (ISA).

EXAMPLE Figure 27 shows a diagram of a generic homogeneous dual-core system, with CPU-local level 1 caches, and a shared, on-die level 2 cache.



Figure 27 — Generic diagram of a dual-core system

#### 5.4.2 Implications of ISO 26262 series of standards for multi-core components

#### 5.4.2.1 Introduction

This sub-clause provides guidance for cases where safety requirements — previously allocated to multiple components — are now allocated to a multi-core.

#### 5.4.2.2 Clarifications on Freedom from interference (FFI) in multi-core components

If in a multi-core context multiple software elements with different ASIL ratings coexist, a freedom from interference analysis according to ISO 26262-9:2018, Clause 6 is carried out.

The exemplary faults listed in ISO 26262-6:2018, Annex D can be a starting point for the analysis.

NOTE 1 This sub-clause focuses only on cascading faults between software elements implemented in PEs. Interferences can also be caused by hardware dependent failures, in this case ISO 26262-9:2018, Clause 7 applies.

With respect to interference against "Memory" entries of ISO 26262-6:2018, D.2.3, the case of interference with private resources is considered. This type of interference can affect data or program regions belonging to one of the PEs.

EXAMPLE 1 Private data can be variables that belong to a safety-related software element in one of the PEs: A corruption of such variables from the other PEs leads to a malfunction of the software. In this case, a safety mechanism supervising the access and ensuring exclusive access helps to avoid interference. This example is related to software interferences (i.e. the variable corruption is caused by a software error). Interferences can also be caused by hardware dependent failures, in this case ISO 26262-9:2018, Clause 7 applies.

EXAMPLE 2 Private program regions can be related to the corruption of a program in a non-volatile memory. In this case a mechanism restricting programming only from the higher ASIL elements helps to avoid interferences. This example can be applied to software related interference (in a case where the program corruption is caused by a software error; for example wrong permissions causing software to overwrite the program memory). In this case ISO 26262-9:2018, Clause 7 applies.

This type of interference can also affect resources shared between different PEs.

EXAMPLE 3 A CAN peripheral is used by more than one core to exchange information with other ECUs. Interference can lead to an incorrect message transmission. In this case usage of robust end-to-end protection mechanisms (for example those listed in ISO 26262-5:2018, Table D.6) can help to detect interferences.

EXAMPLE 4 The task to read and monitor an external sensor is allocated to the software. The initial requirement is rated with an ASIL X. In the further development steps this requirement is allocated to software element software\_mon.1 with an ASIL Y(X) and to software element software\_mon.2 with an ASIL Z(X). A DFA has shown that issues with the shared resources (cores, RAM and a software driver "software peripheral" forwarding the sensor values to software\_mon.1 and software\_mon.2) can threaten the independence requirement, i.e. causing memory, time, execution or exchange of information interferences between software\_mon.1 and software\_mon.2 to two different PEs, therefore un-sharing the cores. The memory interference aspect is addressed by memory encapsulation via a MPU which is configured by the OS. Since in this case the OS is a safety mechanism ensuring the independence between software\_mon.1 and software\_mon.2 it is developed compliant with ASIL X. The issue with the shared software resource "software peripheral" is addressed by developing it compliant with the initial ASIL X.

With respect to interference against "Time and execution" entries of ISO 26262-6:2018, D.2.2, the primary case to consider is interference that affects the execution latency or correct programming sequence of one core.

EXAMPLE 5 A CAN peripheral is used by more than one core to exchange information with other ECUs. If the PEs processing tasks with a lower ASIL continuously request transmissions from the CAN peripheral then the higher ASIL tasks running in another core are not able to receive and/or transmit required information. A time monitoring mechanism (for example using the principles described for the safety mechanisms listed in ISO 26262-5:2018, Table D.8) can help to identify such conditions.

NOTE 2 Additional requirements related to timing are described in <u>5.4.2.3</u>.

With respect to the interference against "Exchange of information" entries of ISO 26262-6:2018, D.2.4, interferences manifesting as failures in "Memory" or "Time and execution" can be caused by failures in exchange of information between different PEs.

EXAMPLE 6 A message from a non-safety-related core is interpreted as safety-related (masquerading fault).

NOTE 3 Usage of robust end-to-end protection mechanisms (for example those listed in ISO 26262-5:2018, Table D.6) can help to detect interference.

When software partitioning, e.g. separation of functions or elements to avoid cascading failures, is used to implement freedom from interference between software components, ISO 26262-6:2018, 7.4.9 is applied.

Techniques such as hypervisors can help to achieve software partitioning (e.g. References [26] and [5]).

NOTE 4 Other techniques are also possible, such as microkernels (e.g. Reference [12]).

It is worth considering the following points during safety analyses of multi-core involving hypervisors technologies:

 virtualization technologies can support the argument to guarantee freedom from interference between software elements running in multi-core. A dependent failure analysis on software level is required and can be supported by consideration of the failure modes listed in ISO 26262-6:2018, Annex D; and

NOTE 5 Positive effects of virtualization technologies with respect to freedom from interference can be compromised by systematic faults in hypervisor software. Similarly, virtualization technologies can be affected by hardware faults in the supporting hardware resources (like memory management unit) or in the related shared resources. Those faults are analysed according to the methods described in ISO 26262-9:2018, Clause 8 and dedicated guidance for digital components is described in <u>5.1</u>. Virtualization technologies can also be affected by hardware dependent failures; in this case ISO 26262-9:2018, Clause 7 applies.

NOTE 6 If any of the hypervisor functions are delegated to tasks in the software partitions, then the analysis mentioned in NOTE 5 extends also to the partitions.

 virtualization technologies are typically not able to provide sufficient prevention or detection of permanent or transient faults affecting the multi-core. NOTE 7 It is possible for virtualization technologies to detect random failures if they manifest as violations of software partitioning enforced through virtualization. Detection of specific hardware failure modes can be demonstrated by means of case by case detailed analyses based on the methods described in ISO 26262-9:2018, Clause 8. Dedicated guidance for digital components is described in <u>5.1</u>.

#### 5.4.2.3 Timing requirements in multi-core component

ISO 26262-6 include clauses related to execution timing requirements, for example:

- ISO 26262-6:2018, 6.4.2 e) requires that the specification of the software safety requirements considers timing constraints;
- ISO 26262-6:2018, 7.4.13 requires that an upper estimation of required resources for the embedded software is made, including execution time;
- ISO 26262-6:2018, Table 10 Note c) indicates that there are relations between hardware and software that can influence e.g. the average and maximum processor performance, minimum or maximum execution times; and
- ISO 26262-6:2018, Annex D describes timing and execution failure modes (including incorrect allocation of execution time) as potential initiators of interferences between software elements.

Multi-cores are potentially subject to timing faults (see Reference [26]) therefore the previous listed clauses are considered with dedicated analyses and the implementation of adequate countermeasures.

EXAMPLE 1 Typical dedicated analyses for the identification of timing faults potentially violating the safety goal are based on the upper estimation of execution time (e.g. Reference [6]).

EXAMPLE 2 Typical hardware-based countermeasures for detection of violation of timing requirements are watchdogs, timing supervision units and specific hardware circuits (e.g. Reference [26]). Software-based countermeasures are also possible (e.g. Reference [3]).

#### 5.5 Sensors and transducers

#### 5.5.1 Terminology of sensors and transducers

As defined in ISO 26262-1:2018, 3.172, a transducer is a hardware part that converts energy from one form to another and, as such, it is a critical element to be considered with respect to automotive functional safety. The quantification of the output energy form as compared to the input energy form is dependent upon the sensitivity of the transducer. Input energy includes energy which is stored within chemical bonds.

A sensor is an element that includes at least a transducer and a hardware element that supports, conditions or further processes the transducer output for utilization in an E/E system.

EXAMPLE 1 DC bias, amplification, filtering.

The relationship between a transducer and a sensor is shown in Figure 28.

NOTE 1 The transducer in Figure 28 can be a separate component and the supporting circuitry can be a separate component or multiple components. The functionality of the transducer and supporting circuitry together would make up the sensor function.



#### Figure 28 — General relationship between sensor and transducer

Like other E/E elements, a sensor can be made up of parts and subparts, and be of varying complexity.

EXAMPLE 2 A semiconductor component with analogue output consisting of a transducer and amplifier.

EXAMPLE 3 An element consisting of housing, a sensor IC with digital signal processing and digital output, required external components (e.g. resistors, capacitors) and a connector which interfaces to a wiring harness (see Figure 29). In this example, both the sensor IC and other elements can be classified as sensors but exist at different levels of hierarchy.

NOTE 2 The term 'transducer' in this sub-clause refers specifically to those transducers that are fabricated using semiconductor process technology, including Micro Electro Mechanical Systems (MEMS). The term 'sensor' in this sub-clause refers specifically to those sensors containing transducers, as previously described, and having an electrical output.

 $R_{\text{pullup}}$ Proof mass DC bias filter Amplifier Seal Anchor(s) Offset V+ cancellation Spring(s) Finger(s) A/D converter Connector Cap **Output Driver** GND Etc. Microcontroller Supporting OUT Transducer circuitry C <sub>bypass</sub> Sensor IC Sensor assembly / subassembly

Sensors can be classified in various ways, as indicated in Reference [43].

Figure 29 — Example of a complex hierarchical sensor

#### 5.5.2 Sensors and transducers failure modes

In the scope of this sub-clause, the output of each transducer is in the electrical domain. It then follows that the failure modes of the transducer will be electrical failure modes regardless of cause. Any failure of an element in the signal path starting at the transducer can have an effect on the sensor output.

Failure modes for transducers can be derived by the method mentioned in 4.3.2.

<u>Table 53</u> includes failure modes that are common to a variety of different types and complexities of transducers (independent of measurement, detection means, conversion means, etc.)[42]. This table

is not exhaustive as electrical failure modes of a transducer depend upon the type and function of the specific transducer and is used for example only. Failure modes of digital or analogue supporting circuitry that are contained in the sensor signal path are covered in 5.1 and 5.2.

The failure modes of the transducer appear as deviations to the nominal sensor output. Failure modes of the sensor also originate from faults in the supporting circuitry in the signal path between the transducer output and sensor output. The correlation between the failure modes of the transducer and failure modes of the sensor output will depend on the specific implementation of the transducer in the sensor. According to ISO 26262–5:2018, Table D.1, a detailed analysis of the actual sensor type is necessary to identify each failure mode.

Possible effects of transducer failure modes on the system output are included in <u>Table 53</u>. Whether these effects are considered relevant failure modes of the sensor depends on the safety requirements allocated to the sensor. In general, a deviation in nominal performance of a sensor within a specified range can be accounted for by a system or element as long as the deviation remains predictable. Any performance excursions outside of a predicted range or behavioural model can lead to violations of sensor safety requirements.

Technical Specification	Failure mode	Description
Offset	Offset outside of spec- ified range	Transducer output is offset from the ideal value in the absence of stimulus (input energy)
	Offset error over tem- perature	Offset error over temperature is beyond specified limits
	Offset drift	Offset value changes over time
Dynamic Range	Out of range	Transducer output is outside of prescribed operational range
Sensitivity (Gain)	Sensitivity too high/ low	Sensitivity deviates beyond specified limits
	Stuck at	Sensitivity is zero due to mechanical and electrical failure (e.g. particle short, stiction)
	Nonparametric sen- sitivity	Sensitivity deviates from a mathematical relationship within its specified range including discontinuities or clipping of output response
	Noise, poor repeata- bility	Variable threshold required to overcome dynamic noise floor
	Sensitivity error over temperature	Sensitivity deviates beyond specified limits over temperature
NOTE 1 Possible effe	cts at system level includ	e: inaccurate switching threshold, changes in switching threshold over

 Table 53 — Example of transducer failure modes (electrical)

NOTE 1 Possible effects at system level include: inaccurate switching threshold, changes in switching threshold over temperature, changes in switching threshold over time, loss of function, inaccurate switching threshold, phase shift (leading, lagging), changes in duty cycle, variation of output switching threshold, changes in switching threshold over temperature, phase shift over temperature, changes in duty cycle over temperature.

EXAMPLE A typical camera based image sensor can be composed of the following parts and subparts: pixel array; analog chain, clock and power supply; configuration and calibration circuitries; memories including RAM, OTP; special circuitries; digital control; and interface. Failure modes of digital control, memories and related interface are analysed according to what is described in 5.1, while the failure modes of analogue chain, clock and supply are analysed according to what is described in 5.2. The following are examples of failure modes that can affect the pixel array and the remaining parts and subparts, based on the categories listed in <u>Table 53</u>:

- specific failure modes: camera fault (intended as a major fault of the array leading to full image fault); loss of single image rows or horizontal line failure; loss of single image columns or vertical line failure; loss of image frames;
- related to sensitivity (gain): loss of pixel data or corrupted bits in the image; noise in the image;
- related to offset: horizontally or vertically shifted images; and

 related to dynamic range: under or over exposed image/pixel, including issues related to dynamic range.

#### 5.5.2.1 Production processes and failure modes

The manufacturing of semiconductor based sensors and transducers is a multi-step process including many mechanical procedures such as wafer grind/thinning, saw, pick and place, die attach, wire bond, die stacking, and encapsulation. The mechanical stresses induced by these processes can impact material properties such as mobility which then result in fluctuations of device parameters. The technical specifications of a transducer/sensor, such as offset, are impacted directly by the stresses of the assembly process. A sensor or transducer that does not exhibit a specific failure mode before a mechanical production process is not guaranteed to be free of that failure mode after the process.

Sensors are typically calibrated by various methods, such that their technical specifications (e.g. offset, sensitivity) are centred within their respective ranges, before being shipped by the supplier. The supplier's production processes, however, are not the only source of assembly-induced mechanical stress. The production processes of the direct customer, and possibly those further down the supply chain, can introduce mechanical stresses or other environmental factors that can result in a failure mode of the sensor. Such processes can include, but are not limited to, surface mounting, clamping, pick and place, reflow and conformal coating processes. If possible, it is verified that the sensor/transducer is functioning within specification after the final stage of each successive supplier's production flow.

<u>Table 54</u> lists some occurring failure modes of sensors/transducers that can result from assembly processes. This table is not exhaustive. The capability to detect any deviations in sensor performance introduced by these processes, as well as their mitigation, are considered during the design phase to ensure adequate robustness (e.g. offset cancellation, sensitivity adjustment, and test modes). Refer to <u>5.5.5</u> for more information concerning avoidance of systematic faults during the development phase.

Production-Related Failure mode	Possible Effect	Possible Causes
Sensitivity shift	Inaccurate switching thresh- old, Phase shift Duty cycle shift	Mechanical stress (piezo-resistance), temperature induced mechanical stress, mechanical short or open (e.g. broken metal, foreign material, ILD void), trapped charge, drop, shock, compression/decompression.
Loss of sensitivity	Loss of system	vibration, moisture intrusion, plastic deformation
Offset	Inaccurate switching threshold	caused by temperature cycling, material curing

Table 54 — Sensor Anomalies which can be introduced during Production Processes

#### 5.5.2.2 Microelectromechanical causes of failure

MEMS sensors are used in a variety of applications and employ a mechanical detection method to sense the environment by a typically elastoelectric (movement based) means of conversion. Because the conversion method is mechanical, the performance of the transducer is directly affected by its physical structure and any deviations in the structure from the nominal specifications.

A representation of a generic MEMS transducer is shown in Figure 30 and Figure 31. Figure 30 shows individual parts of a generic MEMS transducer including electrodes, proof mass, anchors, springs and capacitive plates. Figure 31 shows additional detail from a side view including the cavity, sealing cap and anti-stiction coating. Any non-ideal physical/mechanical characteristic of these parts will have an (electrical) effect on the transducer output.



Figure 30 — Example of a MEMS transducer (top-view)



#### Кеу

- 1 sealing cap
- 2 anti-stiction coating
- 3 hermetically sealed cavity pressurized (positive or negative)
- 4 proof mass: poly silicon thin film (e.g. cantilevered)
- 5 anchor
- 6 silicon substrate

#### Figure 31 — Example of a MEMS transducer (side-view)

Some common mechanical root causes of failures and the associated failure modes of MEMS transducers are listed in <u>Table 55</u>, which is not exhaustive.

Mechanical Root Cause	Transducer Failure Mode	Description	
Fractured spring	Non-parametric Sen- sitivity	MEMS motion transducers are typically designed with a collection of springs to provide mechanical position- ing, establish linear sensitivity, and limit the travel. If a spring in the collection fractures, the proof mass becomes unbalanced such that portions of the travel appear normal, but the portion nearest the fractured spring would be relaxed or potentially unlimited, re- sulting in non-linear sensitivity.	
Fractured finger	Sensitivity shift, offset shift, change of sensor	MEMS motion transducers are typically designed with multiple sets of capacitive interdigitated fingers for sensing the proof mass movement. The sensitivity is proportional to the total device capacitance, which is the summation of each of the individual finger ca- pacitances. If a finger fractures, the total capacitance is reduced, resulting in a decrease of sensitivity and offset shift.	
Cavity seal breach	dynamics	The gap between the fingers provides an aerody- namic dampening due to the sealed gas molecules inside the MEMS cavity structure. The sensitivity is proportional to the pressure of the sealed gas. If the seal is breached, the pressure reduces, resulting in an increase of sensitivity and then eventually in a change of sensor dynamics (e.g. change of cut-off frequency).	
Fractured diaphragm		MEMS pressure transducers are typically designed as diaphragms, either to exert a strain on piezo-resistive elements or to change the capacitive gap. If the dia- phragm fractures, an offset or a complete loss of sensi- tivity can occur, resulting in a stuck-at ground fault.	
Fractured Anchor	Offset shift, Stuck-at	MEMS motion transducers are typically designed with anchors for the springs, or with similar structures used to limit travel distance. If the anchor, or trav- el-limiter fractures, the proof mass becomes mis- aligned or travels outside of the allowable boundary coming in contact with the inner surfaces of the cavity, resulting in a stuck-at fault.	
Particles	Sensitivity shift Non-parametric sen- sitivity Offset shift Stuck at	A particle is capable of introducing multiple failure modes depending on the conductivity of the particle and the individual parts of the transducer that it is contacting. If a particle is conductive, it can short parts together and if it is resistive, it can impede the movement of the parts. Particles can also account for transient faults and general unpredictability if the particle is free to move within the cavity. Particles can be generated during production processes or due to breakage/wear during operation.	
Anti-stiction coating anomaly	Sensitivity shift Non–parametric sen- sitivity Stuck-at	Capillary or electrostatic forces cause suspended/ cantilevered surfaces to become stuck to other moving surfaces or to fixed surfaces due to anomalies of coat- ings used to prevent such effects.	
General mechanical overstress	Sensitivity shift Non-parametric sen- sitivity Offset shift Stuck at	Sources of mechanical overstress can include shock, fatigue, vibration, corrosion or the effects of electrical overstress (EOS) or electrostatic discharge (ESD) that result in structural damage to MEMS transducer parts or subparts.	

# Table 55 — Examples of Root Causes & Associated Modes of MEMS Transducer Failures[45]

#### 5.5.3 Safety analysis for sensors and transducers

#### 5.5.3.1 Considerations in the determination and allocation of base failure rate

There can be specific challenges in determining the failure rate of integrated transducers and allocating base failure rates to transducers and supporting circuitry. The following points are considered when conducting a quantitative analysis:

passive transducers that take up a substantial percentage of die area which also includes active circuitry;

EXAMPLE 1 Hall cell based sensor.

NOTE 1 There can be a disparity in the failure rates between active and passive elements as well as those devices with larger versus smaller geometries.

- transducers that are manufactured on top of active circuitry taking no area of the active die;

EXAMPLE 2 GMR (giant magnetoresistance).

- handbooks do not typically cover MEMS elements since the technology has been subject to rapid advances;
- transducer failure rate distribution is dependent on the structure;

EXAMPLE 3 MEMS for pressure sensor with a cavity, relatively large diaphragm, and small piezoelectrical conversion element.

- transducers can be assembled with no supporting circuitry and it is therefore not possible to apply commonly used reliability standards to determine the base failure rate;
- for new technologies, field data is not available and reliability data is limited; and
- failure rates for the transducers versus supporting circuitry can be derived from different sources.
  - NOTE 2 Appropriate scaling is applied if the failure rates are not from same source and conditions.

In each case, the method of determining the base failure rate of a sensor and how the failure rate is allocated to the transducer element is based on a sound and documented rationale.

EXAMPLE 4 The following is an example of a method for determination of failure rate for new MEMS transducer (no field/reliability data):

- 1) begin with a failure mode of an established MEMS device that includes overall failure rate, failure mechanisms (e.g. particles, stiction, cavity breach) and distribution based on established data (e.g. field return or other similar reliability source);
- 2) establish the baseline failure rate for each failure mechanism;
- 3) for each failure mechanism, assign a susceptibility factor that compares the transducer under design/ evaluation to the transducer used to derive the data in steps 1 and 2 above. This susceptibility factor assesses the relative risk between the reference transducer(s) and the transducer under evaluation, e.g. higher, lower or the same;
- 4) combine the data from steps 2 and 3 to produce a weighted failure rate for each failure mechanism for the transducer under evaluation; and
- 5) apply the failure mode distribution from step 1 to generate a single predicted failure rate for the new MEMS transducer.

NOTE 3 This is an example method only. The procedures defined are neither exhaustive nor restrictive nor restricted to MEMS and are assumed to be based on a rationale that has been documented and substantiated with appropriate evidence.

#### 5.5.3.2 DFA for sensors and transducers

DFA is performed according to the flow described in <u>4.7</u>, if independence or freedom from interference is required. <u>Table 56</u> gives examples for DFI for various types of sensors.

DFI classes defined in <u>4.7.5</u>	Examples	
DFI due to random hardware faults of shared resources	Common calibration and/or configuration resources (e.g. eFUSE to control the CMOS based image sensor)	
DFI due to random physical root causes	Temporal noise or fixed pattern noise	
Systematic DFI due to environmental	Extended exposure to excessive heat, humidity, or strong sunlight	
conditions	Electrostatic discharge	
Systematic DFI due to development faults	Wrong design of image sensor	
Systematic DFI due to manufacturing faults	Sensor manufacturing defects	
Systematic DFI due to installation faults	Magnetic sensor target wheel mounted off axis (runout)	
	Incorrect positioning of mirror in image sensor	

Table 56 –	- DFI for	sensors and	transducers
------------	-----------	-------------	-------------

Methods to evaluate the effectiveness of controlling or avoiding dependent failures for sensors and transducers can be derived from the exemplary methods described in <u>4.7.5.2</u>.

#### 5.5.3.3 Quantitative analysis

There are no procedural differences in the quantitative analysis concerning the evaluation of hardware architectural metrics and the evaluation of safety goal violations due to random hardware failures for a sensor compared to any other hardware element.

The significant difference is related to the inclusion of the transducer element within the analysis since violations of sensor safety requirements are significantly related to failure modes of the transducer elements. The following points are considered for the inclusion of the transducer within a quantitative analysis:

- level of granularity (how it is categorized into part and/or subparts);
- quantified failure rate and derived source;

NOTE Reliability and HTOL tests can be used to derive failure rates besides data from handbooks as for new technologies and applications of transducers and implementation technology. See also <u>4.6.1.6</u>.

- failure mode distribution; and
- inclusion of sensor specific safety mechanisms (see 5.5.4).

Quantitative analysis is conducted for the electrical failure modes of the semiconductor part and the mechanical part according to ISO 26262-5:2018, Clause 8 and ISO 26262-5:2018, Clause 9.

Quantitative analysis of supporting circuitry is conducted according to guidance contained within 5.1 for digital circuitry and 5.2 for analogue.

#### 5.5.4 Examples of safety measures for sensors and transducers

<u>Table 57</u> provides examples of safety mechanisms that are commonly used with sensors/transducers that support the unique role of the transducer element in evaluating the environment.

Because a sensor can include a wide range of supporting circuitry both in quantity and type, these safety mechanisms are in addition to any analogue or digital safety mechanisms contained in 5.1 for digital, 5.2 for analogue, 5.3 for PLD safety mechanisms respectively.

The examples included in <u>Table 57</u> are not exhaustive and other techniques can be used. Rationale is provided to support the claimed diagnostic coverage.

NOTE It is not possible to give a general guidance on the DC for sensors/transducers because it strongly depends on the specific technology, type of circuit, use case.

Safety mechanism/ measure	See overview of techniques	Notes
Sealed Proof mass Filter with High Pressure	<u>5.5.4.1</u>	MEMS specific implementation.
Redundant Diaphragms	<u>5.5.4.2</u>	MEMS specific on-chip calibrated reference.
Offset cancellation	<u>5.5.4.3</u>	Allows for offset optimization.
Transducer specific self- test	<u>5.5.4.4</u>	Various methods to test signal path integrity.
Automatic Gain Control	<u>5.5.4.5</u>	Accounts for low levels of environmental stimulus and in- creases dynamic range.
Sensitivity adjustment	<u>5.5.4.6</u>	Allows for sensitivity centring.
MEMS specific non E/E safety measures	<u>5.5.4.7</u>	Measures that assess physical properties of MEMS transducers.

Table 57 — Example of Safety Mechanisms for Sensors/Transducers

#### 5.5.4.1 Sealed Proof Mass Filter

**Aim:** To provide a low-pass filter mechanism which rejects noise that could otherwise alias into the band of interest. Commonly used on MEMS accelerometer transducers.

**Description:** A proof mass chamber sealed with greater than atmospheric pressure dampens the environmentally induced movement of MEMS transducer parts.

EXAMPLE A MEMS transducer can consist of groups of 'comb' fingers with a gap defined at a close tolerance. As the proof mass chamber is sealed under pressure, the ambient gas provides a squeeze-film dampening effect, similar to a shock absorber, filtering the high frequency vibrations. Higher pressures trap more gas molecules and, in effect, lower the cut-off frequencies. Lower pressures trap fewer gas molecules allowing higher cut-off frequencies.

#### 5.5.4.2 Redundant Diaphragms

**Aim:** To provide a permanent reference with which to compare to the primary transducing element of the system.

**Description:** Inclusion of a reference transducer to allow comparison of the primary sensing diaphragm which is allowed to displace due to environmental factors to an equal but non-moving diaphragm. Commonly used on MEMS pressure transducers.

EXAMPLE A MEMS transducer could be fabricated with a non-moving 'twin' that is formed at the same time under the same process steps and critical dimensions, and would be subject to the same process tolerances. As such, common variables such as sensitivity due to temperature or applied voltage would be shared and mathematically cancel each other, leaving the moving vs. non-moving reaction as the only remaining difference when sampled.

#### 5.5.4.3 Offset Cancellation

**Aim:** To minimize offset in the transducer output.

**Description:** There are various hardware and software methods that can be employed to cancel the built in offset caused by non-ideal characteristics of a transducer. The chosen method will depend on the type of transducer used.

A linear magnetic sensor provides a specified quiescent voltage of VCC/2 in the absence of a EXAMPLE magnetic field. A calibration routine is run on each power-up cycle to quantify the offset voltage with no magnetic stimulus. This value is stored and used to adjust readings taken during operating mode.

#### 5.5.4.4 **Transducer specific self-test**

**Aim:** To provide a means of evaluating a specific type of transducer.

**Description:** Because transducers respond to the environment, it can be challenging to evaluate the integrity of a sensor/transducer in the absence of the environmental condition. There are various ways to stimulate a transducer by self-test and the accuracy and availability of these tests depend upon the specific type of transducer used and technical specification being evaluated. In general, the test is set up to evaluate the integrity of the entire signal path or to isolate a clause of the signal path such as the analogue front end close to the transducer or the digitally processed back end.

A MEMS transducer could contain two sets of sense electrodes, electrically connected in opposite **EXAMPLE** polarity. Summing of the two absolute values is set to zero (within specified tolerances) independent of the MEMS mechanical movement. A value outside of the allowable zero range would indicate an imbalance or fracture of the proof mass or sensing electrode integrity.

#### 5.5.4.5 Automatic gain control

Aim: To support sensor functionality over low levels of environmental stimulus.

**Description:** Typically, the electrical output of transducers is amplified in order to be further utilised in a sensing system. Automatic gain control (AGC) allows for the gain of transducer amplification to be adjusted based on the amplitude of the transducer output signal. At low transducer output levels. the gain is increased and at higher transducer output levels, the gain is decreased to allow for greater dynamic range.

#### 5.5.4.6 Sensitivity adjustment

**Aim:** To maintain sensitivity within its specified range

**Description:** The sensitivity of a sensor/transducer is within its specified range over the operating temperature range of the sensor in order to ensure an accurate output. There are various methods to adjust the sensitivity of a transducer in order to account for environmental fluctuations.

EXAMPLE 1 The use of a micro-heater activated by current to maintain sensitivity of MEMS parts over temperature [46].

**EXAMPLE 2** The modification of bias current through a hall cell to maintain sensitivity over temperature.

The application of an electrostatic potential to MEMS fingers which electrically dampens EXAMPLE 3 movement and decreases sensitivity when applied.

The component connected to the MEMS has a built-in temperature sensor. On the basis of the EXAMPLE 4 temperature information, a correction compensating the sensitivity variation of MEMS is applied.

#### **MEMS specific non E/E safety mechanisms** 5.5.4.7

Aim: To provide mechanical safety mechanisms specific to MEMS transducer parts

**Description:** In most cases, detection of a non-electrical failure in the transducer by electronic means (after the transducer interface of the signal chain) is done based upon estimations of the effect of failures upon the signal itself. In these cases, direct observation of the failure is typically not possible, therefore

Not for Resale, 12/20/2018 05:12:40 MST

only inferences can be used to determine if the transducer has experienced a failure [see Figure 32 b)]. The nature of this inferential method can be susceptible to incorrect or missed detections.

EXAMPLE In-range faults of the transducer.

It is plausible that methods and technologies other than post-transduction electrical or electronic technologies can be permanently employed within a MEMS transducer to directly detect or control failure modes within the transducer itself [see Figure 32 a)]. For example, additional mechanical or optical mechanisms (e.g. References [44] and [45]) can be used within the transducer as safety mechanisms such as a simple stop or floating cantilevered finger.

These simple mechanical mechanisms can optionally include a separate signal output to allow the transducer to enter a safe state upon detection of a failure mode thereby eliminating the transducer as the DFI of a specific safety goal or hardware requirement in a system. This would be in addition to any dedicated measures or traditional E/E safety mechanisms and could potentially provide coverage against both random and systematic faults within the transducer.

Such non-E/E safety mechanisms could be defined in the application of diagnostic coverage. The level of diagnostic coverage afforded by a non-E/E safety mechanism for a specific use case would require sound engineering evaluation by domain experts to derive the proper value with each rationale and verification activity fully documented and included in the safety case. Once verified and validated, such non-E/E safety mechanisms in a component can contribute to the system or element achieving the ASIL of a given safety requirement or safety goal.

**MEMS Transducer** 



a) Mechanical (non-E/E) Safety Mechanism





# Figure 32 — Distinction between mechanically detected and electrically inferred transducer failures

#### 5.5.4.8 Dedicated measures for sensors

As described in ISO 26262-5:2018, 9.4.1.2 and 9.4.1.3, dedicated measures can be considered to ensure the failure rate claimed in the evaluation of the probability of violation of safety goals or requirements.

Examples of dedicated measures for sensors and transducers include:

- overdesign of parts or subparts of a sensor or transducer for robustness (e.g. electrical or thermal stress rating);
- a special sample test or 100 % production test of a critical sensor or transducer specification to reduce the risk of occurrence of the failure mode;

layout related measures;

EXAMPLE 1 Quad hall cell configuration to minimize stress related offsets.

bond pad order that minimizes opportunity for interaction;

EXAMPLE 2 Common-mode stray capacitance or current leakage affecting switch capacitance proof mass movement.

technology measures.

EXAMPLE 3 Use of wet etch instead of dry etch technique for the removal of buried oxide layer resulting in smoother surfaces and increased strength of MEMS parts [46].

#### 5.5.5 About avoidance of systematic faults for sensors and transducers

In addition to what is described in 5.1.9 and 5.2.5 for digital and analogue components, the measures described in Table 58 can be adopted for sensors and transducers.

# Table 58 — Example of techniques or measures to achieve compliance with ISO 26262-5:2018 requirements during the development of a sensors or transducers

ISO 26262-5:2018 requirement	Design phase	Technique/Meas- ure	Aim
7.4.4 Verification of hardware design	Verification	Verification of inter- nal interfaces	To verify by means of dedicated tests the correct integration between mechanical, electro-mechanical, opto-electrical, magnetic part of the sensor or transducer and related analogue and/or digital part.
10.5.1 hardware inte- gration and verifica- tion	Hardware integration and verification	Testing of influenc- es of package	To test the influences of package (for example supports like mirrors) to the sensor/trans-ducer characteristics.
7.4.4 Verification of hardware design	Design	Finite Element Analysis (FEA)	To mitigate influences of induced stress. To ensure the validity of the analysis, correlation between FEA results and the measured value available at a later stage of the product devel- opment or from a previous sample or product is shown.
7.4.3 Safety Analyses	Design	FMEA	To consider the completeness and correct- ness of the transducer failure mode including failure modes, distributions and their effects on sensor output
7.4.2.4 Robust design principles	Design	Design for manu- facturing	To consider manufacturing process variations on sensor/transducer electrical characteris- tics in order to increase robustness.
7.4.4 Verification of hardware design	Design	Design for testa- bility	To design in necessary hardware to allow for full evaluation of transducer performance and sensor/transducer safety mechanisms.

ISO 26262-5:2018 requirement	Design phase	Technique/Meas- ure	Aim
7.4.5 Production, operation, service and decommissioning 9.4.1.2, 9.4.1.3 Dedi- cated measures	Safety-related special charac- teristics during chip production	Optical pattern inspection to de- tect and cull early failures	Specific layers of the semiconductor process are optically compared to reference geome- tries in order to detect patterning anomalies.
10.5.1 hardware inte- gration and verifica- tion activities	Evaluation of hardware ele- ment	Environmental testing to simulate actual operating conditions	Extended reliability testing is performed that simulates environmental conditions of use e.g. vibration test.
10.5.1 hardware inte- gration and verifica- tion activities	Hardware inte- gration verifica- tion	Unique test for sen- sors with environ- mental stimulus	Ability to expose sensor/transducer to the environmental stimulus that it is sensing e.g. acceleration, magnetic field, pressure

Table 58 (continued)

#### 5.5.6 Example of safety documentation for sensors and transducers

Safety documentation for sensors and transducers is produced in line with the documentation described for digital (see 5.1.11) and analogue components (see 5.2.6). It includes:

- base failure rates, including assumptions and rationale with which they have been estimated;

NOTE It is useful if the base failure rate shows how the failure rate is distributed over the different fault models that can affect the sensor and transducer.

EXAMPLE In the case of an image sensor based camera, the percentage with which a fault in the pixel array can affect a single pixel, a whole column, a whole row, many pixels or the full array is provided.

- the list of transducer failure modes, with end effect and failure mode distribution; and
- user information such as safety manual or safety application note, with specific emphasis on:
  - safety mechanisms integrated in the device and their availability;
  - configuration or calibration parameters (and related procedures) that can influence the safety characteristics of the device; and
  - production related instructions affecting functional safety.

# Annex A

# (informative)

# Example on how to use digital failure modes for diagnostic coverage evaluation

# A.1 Example of evaluation of a DMA safety mechanism

# A.1.1 Description of the use case

The following is the DMA use case considered in this example:

- a message is received by a communication peripheral every X ms;
- as soon as the message is received by the communication peripheral, it triggers a DMA request;
- the DMA transfers the message from the peripheral receive buffer to a RAM region;
- the transfer is always to the same RAM region, independent from the message content;
- after the DMA is finished with the transfer, it triggers a CPU interrupt; and
- the CPU copies the message into a different buffer within the RAM depending on the message ID.

# A.1.2 Description of the safety mechanisms

In this example, the following safety mechanisms are available to monitor the correct DMA activity:

- SafMech\_01\_DMA\_MPU: Dedicated memory protection unit defining the memory regions which are accessible via DMA:
  - write access is restricted to the destination addresses; and
  - read access is restricted to the source addresses;
- SafMech\_02\_E2E\_Protection:
  - the DMA transfers messages which are end-to-end protected by:
    - a 8 bit CRC over the data content, the message ID and the message counter;
    - message ID (4 bit); and
    - message counter (4 bit);
  - out of the 2<sup>4</sup> = 16 message IDs only 12 are valid;
  - the counter is reset to zero after reaching its maximum value of 0xF; and
  - the message is copied to a different RAM region by the CPU after receiving the data transfer complete signal. This memory region is not accessible by the DMA. The E2E protection mechanisms are checked after the copy operation by the CPU. The application only uses this copy; it does not use the data in the destination address of the DMA;
- SafMech\_03\_Timeout\_Mon: The data transfer is supposed to occur periodically. The frequency is known by the system. It monitors if a data transfer occurs within the specified time frame; and

 SafMech\_04\_IR\_Source\_Mon: In the case of an interrupt request this safety mechanism checks if the trigger came from a legal source.

#### A.1.3 Definition of the failure modes and estimation of diagnostic coverage

Based on the described use case and safety mechanisms, the following failure modes are defined and the following values for diagnostic coverage can be estimated.

#### A.1.3.1 DMA\_FM1: no requested data transfer

This failure mode is detected by SafMech\_03\_Timeout\_Mon since there is no data transfer completed signal within the specified time frame. The FMCDMA\_FM1 is estimated as 100 %.

#### A.1.3.2 DMA\_FM2: data transfer without a request

The DMA transfers data from the source to the destination address. It signals the data transfer completion. Depending on the content of the source address this could be a previous message (DMA\_FM2.1) or a random value (DMA\_FM2.2; modelled as "white noise" i.e. each possible error state is equally probable).

In more detail:

- DMA\_FM2.1: The previous message will be detected via the message counter or the message ID of the E2E protection (SafMech\_02\_E2E\_Protection). The FMCDMA\_FM2.1 is estimated as 100 %;
- DMA\_FM2.2: In the case of a random value:
  - the probability pCRC, legal of randomly matching a legal CRC value is  $1/2^8$ ;
  - the probability pID,legal of randomly matching a legal ID is 12/16;
  - the probability pCounter, legal of randomly matching the correct counter value is 1/2<sup>4</sup> (since only one of the 2<sup>4</sup> values is the correct one);
  - the overall probability pRF that no error is triggered is pRF = pCRC,legal × pID,legal × pCounter,legal = 0,000 183; and
  - the FMCDMA\_FM2.2 is estimated as 1 pRF so equal to 99,98 %.

To derive an accurate estimation of the overall failure mode coverage FMCDMA\_FM2, the failure mode distribution between the two failure modes DMA\_FM2.1 and DMA\_FM2.2 is estimated.

Since here both values are very high and very close to each other, the effort of estimating the failure mode distribution of these two failure modes is omitted and just the lower value is used: FMCDMA\_FM2 and FMCDMA\_FM2.2 are estimated as 99,98 %.

#### A.1.3.3 DMA\_FM3: data transfer too early/too late

For the evaluation, the failure modes are further elaborated:

- DMA\_FM3.1: The data transfer is triggered before the correct request. This failure mode is equivalent to DMA\_FM2 and is not further evaluated here. FMCDMA\_FM3.1 is estimated as 100 %;
- DMA\_FM3.2: The data transfer is triggered too late after the correct request. Depending on the delay the effect could be one of the following:
  - DMA\_FM3.2a: Depending on the communication peripheral either the message gets overwritten by the following message before it is fetched by the DMA or the following message cannot be received. Both cases result in a loss of a message. This will be detected by either by SafMech\_03\_Timeout\_Mon or by SafMech\_02\_E2E\_Protection (via the message counter) with

a FMC = 100 %. Depending on the communication peripheral additional error signals can be generated by the communication peripheral itself;

- DMA\_FM3.2b: During the fetch operation by the DMA the next message is received partially overwriting the previous one. This results in a corrupted message consisting partly of the two messages:
  - the ID is legal (pID,legal = 1);
  - the counter of the successive message could have a high probability of being the same as the counter of the predecessor message (if both messages have the same transmission frequency). Here the worst case probability of pCounter,legal = 1 is assumed;
  - the data corruption is modelled as "white noise" rendering a probability pCRC, legal of randomly matching a legal CRC value of 1/2<sup>8</sup>; and
  - FMC = 1 pCRC,legal × pID,legal × pCounter,legal = 99,6 %.
  - depending on the communication peripheral:
    - additional error signals can be generated, increasing the effective FMC, or
    - this failure mode is not possible, leaving only DMA\_FM3.2a.

For an accurate estimation of FMCDMA\_FM3.2 the failure mode distribution between DMA\_FM3.2a and DMA\_FM3.2b is derived. For a conservative first estimation the lower FMC of the two can be used: FMCDMA\_FM3.2 = 99,6 %.

- DMA\_FM3.3: The data transfer completed signal is provided before the transfer is complete. This would result in a partially corrupted message where the message in the destination buffer consists of a mix of two messages. As far as detection by SafMech\_02\_E2E\_Protection is concerned, the argument is analogue to DMA\_FM3.2b: FMCDMA\_FM3.3 is estimated as 99,6 %;
- DMA\_FM3.4: The data transfer completed signal is provided too late after the transfer is complete. This failure mode can lead to:
  - DMA\_FM3.4a: The message is overwritten by the successive message before the CPU can fetch it. This results in a loss of message and is detected by either SafMech\_03\_Timeout\_Mon or SafMech\_02\_E2E\_Protection with an FMC = 100 %. This is analogue to DMA\_FM3.2a; and
  - DMA\_FM3.4b: The message is overwritten by the DMA during the fetch by the CPU. This results in a partially corrupted message. FMC = 99,6 % (analogue to DMA\_FM3.2b).

With the same argument as before the overall FMCDMA\_FM3.4 can be estimated as 99,6 %.

#### A.1.3.4 DMA\_FM4: incorrect output

In contrast to the previous failure modes which were timing related this failure mode addresses incorrect outputs but with the right timing. In this example the DMA has the following outputs:

- control signal: read or write;
- control signal: access width (8 bit, 16 bit, 32 bit);
- control signal: address to be accessed;
- data (in the case of writes); and
- four different interrupt request signals.

The following sub failure modes can be distinguished:

– DMA\_F4.1a: read instead of write;

- instead of writing to the RAM destination, the DMA will execute a read access from this address. There will be no more updates of the messages. After the "transfer" the DMA still triggers the CPU interrupt request. The old message will be detected by SafMech\_02\_E2E\_Protection either by checking the ID or by checking the counter. In addition SafMech\_01\_DMA\_MPU will detect an illegal access (read instead of a write). FMC<sub>DMA FM4.1a</sub> is estimated as 100 %.
- DMA\_F4.1b: write instead of read;
  - write instead of read: the DMA will perform a write access to the communication peripheral instead of a read access. Depending on the communication peripheral this can already lead to an error reaction by the communication peripheral. In addition the illegal write access will be detected by SafMech\_01\_DMA\_MPU. FMC<sub>DMA FM4.1b</sub> is estimated as 100 %.
- DMA\_F4.2: incorrect access width;
  - incorrect access width: This failure mode will result in a corrupted message, which is detectable via the CRC of SafMech\_02\_E2E\_Protection. ID check and illegal message counter can also lead to an error detection (see also SafMech\_01\_DMA\_MPU). FMC<sub>DMA\_FM4.2</sub> is estimated as 99,6 %.
- DMA\_F4.3: incorrect access address;
  - incorrect access address: This failure mode will lead to the access of an illegal address by the DMA and will be detected by SafMech\_01\_DMA\_MPU. FMC<sub>DMA\_FM4.3</sub> is estimated as 100 %.
- DMA\_F4.4: incorrect data output; and
  - incorrect data output: This failure mode will lead to randomly corrupted message, similar to DMA\_FM2.2. FMC<sub>DMA\_FM4.4</sub> is estimated as 99,98 %.
- DMA\_F4.5: incorrect interrupt request
  - incorrect interrupt request: In this example the DMA triggers just one CPU interrupt request. Therefore SafMech\_04\_IR\_Source\_Mon will detect this fault. FMC<sub>DMA\_FM4.5</sub> is estimated as 100 %.

# Annex B

(informative)

# Examples of dependent failure analysis

# **B.1** Microcontroller example

# **B.1.1 Description**

The microcontroller component described in Figure B.1 is used to illustrate the dependent failure analysis methodology for a digital component.




First an introduction to the hardware and software elements is done to highlight the hardware safety mechanisms that are going to be used for the DFA. It is not in the scope of this example to provide a comprehensive specification of the hardware safety requirements and the safety mechanisms.

- Hardware Element 1.1: Interface processing element that enables to receive information from hardware elements connecting to the Microcontroller (e.g. Signal 1 from External Element 1).
- Hardware Element 1.2: Interface processing element identical to Hardware Element 1.1 from a functional point of view.
- Hardware Element 2: This element is used to control the External Element 2.
- Control: This element provides the select signals that enable to control the connectivity of Hardware Element 1.1 and 1.2 with different input interfaces of the microcontroller.
- CPU: Central Processing Unit where software elements are executed.
- Data SRAM: Memory where software elements store their own private variables. It also contains communication buffers between software and DMA and between software elements themselves.
- Code ROM: Read-only Memory containing the code that is executed by the software elements and
  possibly constant data used by the software elements.
- Software Elements: In this example three software elements are listed: software1, software2 and software3.
- Watchdog Interface: It enables to communicate with an external watchdog hardware element.
- Shared Resources: The following shared resources are identified:
  - DMA (Direct Memory Access) hardware element: The DMA can be used by each software element and has read and write access to any addressable resource (Memory, Configuration Register).
  - EVR (Embedded Voltage Regulator): The EVR provides the power supply to each hardware element inside the microcontroller with the exception of the input/output pads that are powered by the "External Power Supply".
  - Reset Generation & Distribution: Controls the reset state of the microcontroller based on reset commands originating from the external reset source or internal reset actions controlled by hardware or software elements.
  - Clock Generation & Distribution: Delivers the intended clocks for each hardware element based on a PLL using an "External Clock Source".
  - Test Logic: Test structures required for the production tests of the microcontroller.

The functional safety concept and requirement concept is defined as follows. The Signal S1 is an analogue signal that indicates the state of an actuator. The requirement is "An unintended state shall be recognized and shall lead to the de-activation of the actuator". This is considered to be the safe state. For that purpose, the Signal S1 is converted into digital information and then processed by a software element software1 to identify a possible hazardous state of the actuator. The software element software2 is responsible to redundantly acquire information from Hardware Element 1.1 and 1.2. The main task of software2 is to control the DMA to fetch the conversion results from Hardware Element 1.1 and 1.2 and store as separated data sets in a shared buffer located in Data SRAM. DMA informs software2 about the completion of transfers by sending an interrupt to the ICU. Upon reception of this event software2 compares the plausibility of the data sets and in the case of mismatch it provides predefined error information to software1. The software element software3 is responsible for a periodic refresh of the external watchdog. The refresh requires sending a dynamic code with a given sequence. The code to be sent is only provided by software element software1. If software3 fails to refresh the watchdog or sends an incorrect code, the external watchdog enters timeout state that leads to the de-activation of the actuator.

This annex provides exemplary safety requirements. The specification of the set of safety requirements is reduced to a minimum set that is suitable for the DFA:

- MCU-REQ-1: "Faults during the processing of Signal 1 by Hardware Element 1.1 shall be detected within 20 milliseconds [ASIL X]":
  - MCU-REQ-1.1: "Signal 1 shall be redundantly processed by Hardware Element 1.2"; and
  - MCU-REQ-1.2: "Results of Hardware Element 1.1 and 1.2 shall be monitored by software. In the
    presence of a mismatch software shall send an error message to the external watchdog through
    the watchdog interface"; and
- MCU-REQ-2: "Random hardware fault leading to a wrong output of CPU shall be detected within 20 milliseconds [ASIL X]:"
  - MCU-REQ-2.1: "CPU shall be monitored by a Redundant CPU. Outputs of CPU and Redundant CPU shall be compared every clock cycle by a hardware comparator"; and
  - MCU-REQ-2.2: "In the presence of a mismatch between CPU and Redundant CPU an error event shall be generated".

#### **B.1.2 Dependent failure analysis**

The DFA will only focus on the DFI that have the potential to lead to a violation of the safety requirement MCU-REQ-2. The analysis will follow the proposed workflow. To simplify the analysis, each step will not be considered. With respect to the requirements MCU-REQ-2, this step focuses on analysing the architecture focusing on steps B1 and B2 of the DFA workflow. The analysis is supported by a qualitative fault tree (see Figure B.2) that identifies the shared resources and the redundant elements.



Figure B.2 — Shared elements overview

For the shared resources, each failure base event or AND gate is analysed on its own. For the CPU and Redundant CPU a base event Dependent Failures has already been introduced because the safety mechanism is already visible on the proposed architectural level. It is recommended to analyse the Generic Infrastructure Elements that have a global effect separately, in order to avoid considering them for each shared element independently. This is possible for the power supply and clock generation because they have their own safety mechanisms. However, for the Reset Generation, Test Signals and Debug Infrastructure it is necessary to analyse them at a lower level where their influence on the shared elements' safety mechanisms can be analysed. For the Generic Infrastructure Elements the analysis will concentrate on the power supply and clock generation.

Table B.1 shows an example for a microcontroller DFA.

ID	Element	Redundant element	Dependent fa	ilure initiators	DFA				
	Short name and descrip- tion	Short name and descrip- tion	Shared resourc- es	Single physical root cause	Measure for fault (A)voidance or (C)ontrol	Verification method			
			Generic Infrastru	icture Elements					
PS1	Power Supply	Power Supply Monitor: measurement of voltage levels within operat- ing conditions	Shared Bandgap has the poten- tial to lead to undetected over voltage.		(C) Add a Band- gap Monitor	Silicon-level robustness test			
PLL1	Clock	Clock Monitor Frequency Measurement	Shared Input Frequency has the potential to prevent accurate frequency meas- urement.		<ul> <li>(C) Add an independent clock</li> <li>source (Oscillator)</li> <li>to measure the</li> <li>PLL frequency</li> <li>(A) Design dissimilarity: dissimilarity: dissimilarity between drift</li> <li>behaviour of PLL</li> <li>and drift behaviour of reference</li> <li>oscillator used</li> <li>by Clock Monitor</li> <li>thanks to different</li> <li>implementation.</li> </ul>	Design in- spection Silicon-level robustness test			
PLL2	Clock	Clock Monitor Frequency Measurement	Loss of Clock that prevents Monitor to report failure condition		(C) Semiconductor monitoring by Ex- ternal Watchdog.				
PLL3	Clock	Clock Monitor Frequency Measurement		It is analysed based on a detailed block di- agram of the clock generation and clock monitoring where the relevant interfaces, side- band signals and configuration reg- isters are visible.					
		-	Processing	Elements					
CPU1	CPU, Com- putation	Redundant CPU + Hard- ware Compar- ator	Power Supply		Covered by Power Supply Analysis				
CPU2	CPU, Com- putation	Redundant CPU + Hard- ware Compar- ator	Clock: incorrect frequency		Covered by PLL Analysis				

Table B.1 — DFA for microcontroller example

ID	Element	Redundant element	Dependent fa	ilure initiators	DFA	
	Short name and descrip- tion	Short name and descrip- tion	Shared resourc- es	Single physical root cause	Measure for fault (A)voidance or (C)ontrol	Verification method
CPU3	CPU, Com- putation	Redundant CPU + Hard- ware Compar- ator	Clock: clock glitch			
CPU4	CPU, Com- putation	Redundant CPU + Hard- ware Compar- ator	Shared Bus			
CPU5	CPU, Com- putation	Redundant CPU + Hard- ware Compar- ator	Data SRAM		Safety Mecha- nisms for Data SRAM (e.g. ECC) are covered by Safety Analysis. ECC is evaluated by Redundant CPU enabling to con- trol this depend- ent failure related to interface to Data SRAM	
CPU6	CPU, Com- putation	Redundant CPU + Hard- ware Compar- ator	Code SRAM			
CPU7	CPU, Com- putation	Redundant CPU + Hard- ware Compar- ator	ICU			
CPU8	CPU, Com- putation	Redundant CPU + Hard- ware Compar- ator		Short-circuit be- tween signals be- longing to CPU and signals belonging to Redundant CPU	(A) Physical sep- aration according to technology design rules	Analysis of design rules Physical lay- out inspection
CPU9	CPU, Com- putation	Redundant CPU + Hard- ware Compar- ator		Latch-up affecting logic belonging to CPU and logic belonging to Re- dundant CPU	<ul> <li>(A) Physical separation according to technology design rules for isolation of standard cells against latch-up</li> <li>(A) Physical separation related to soft error induced latch-up</li> </ul>	Analysis of design rules Physical Lay- out inspection

 Table B.1 (continued)

After the architectural enhancements resulting from the DFA the microcontroller component block diagram is updated to show:

- the new Bandgap Monitor element to mitigate the dependent failures related to the Bandgap drift failure mode; and
- the new Oscillator element to mitigate the dependent failures related to the Clock drift failure mode.



Figure B.3 — Enhanced microcontroller component

### **B.2** Analogue example

#### **B.2.1** Description

The analogue example is intended to provide guidance on the application of a DFA to analogue components, parts or subparts. The detailed failure modes, relevant DFI, safety requirements and choices of considered safety and mitigation measures are typical examples, but they are not to be considered as exhaustive and can change depending on the details of the application, system architecture, circuit design and IC-technology.

The DFA of an analogue part is explained in the following clauses based on an assumed architecture of a switched output stage. The architecture of this output stage is sketched in Figure B.4 It uses high voltage N-DMOS switch transistors to activate the current path through a load which can for example

be part of an actuator in a safety application. In order to avoid that faults of a switch transistor or its gate driver can activate the actuator inadvertently, the switches are redundantly placed in the high side and low side current paths to the load. The high side and low side drivers are supplied by a regulated  $V_{reg} V_{dd}$  which is significantly lower than the external supply  $V_{bat}$  coming from the board net connected to the 12 V battery of the vehicle. The output of the supply voltage regulator is already monitored by a voltage monitor which is used for non-safety purposes like the provision of a power on reset. The gate voltage that is needed to turn on the high side N-DMOS switch transistor is delivered by a charge pump in order to make the driver insensitive to EMC on the board net.





In order to be able to identify dependent failure mechanisms, the following safety requirement is assumed: "In the inactive state, the load connected between the high side switch transistor output and low side switch transistor output shall not be supplied with a current of more than 1 mA for longer than 1 ms".

NOTE The current of 1 mA is assumed to be much lower than the current that is drawn by the load in the case that the switches are turned on (e.g. 1 A).

### B.2.2 Dependent failures by shared supply voltage regulator

The primary fault that leads to the exemplary dependent failures is illustrated in Figure B.5. The supply voltage regulator, that supplies the internal driver circuitry for the control of the switch transistor gate voltages, fails in a way that the pass device (pass device is the transistor that is in the supply current path) is permanently turned on. The fault mechanism could be a defect of the pass transistor itself or a fault of the control loop that causes instability like e.g. loss of a compensation capacitor. The consequence is a rise of the internal supply level  $V_{dd}$  to the external supply level  $V_{bat}$ .



#### Figure B.5 — Dependent failures by shared supply voltage regulator

The fault is assumed to violate the safety requirement in the case of its appearance, since the complex driver circuit that we assume for this example cannot be realized in a way that allows operating it shorted to the external supply.

Thus, severe damage of the driver is assumed and the driver output cannot be assumed to keep the gate voltages of the switch transistors at a level that keeps the switch transistors in a high impedance state. Thus, the dependent failure that is caused by the "overvoltage" that is applied to the supply of the driver stages is assumed to have worst case consequences for the driver stages. Consequently, it propagates to the top level failure in the fault tree shown in <u>Figure B.6</u>.

In quantitative safety analysis the SPFM of the "overvoltage" failure mode of the supply voltage regulator (not necessarily each failure mode of the supply voltage regulator e.g. under voltage) would be added directly to the SPFM for violating the defined safety goal, as shown by the grey under laid base event for overvoltage from the  $V_{dd}$  supply voltage regulator connected to the top level "OR" gate in the FTA.

NOTE There are other dependent failures that could appear as a consequence of overvoltage delivered by the supply voltage regulator. The first one is a fault induced in the charge pump, which is shown as a dotted line in the block diagram. In the worst case this fault can have the same effect than a damage of the high side driver due to overvoltage at its  $V_{dd}$  supply input and is therefore already included in the way the  $V_{dd}$  supply overvoltage fault was introduced in the FTA (see Figure B.6). Another dependent failure that could be induced by the overvoltage is the damage of the voltage monitor which can cause that the overvoltage stays undetected; this will be handled later on in the discussion of the measures to mitigate the dependent failures of the gate drivers.



Figure B.6 — FTA including shared supply

The following freedom from interference requirement could be derived in order to assure the achievement of the safety requirement for the case that the described fault in the supply voltage regulator appears: "A failure in the supply voltage regulator block shall not cause an activation of either the high side or the low side switch transistor in a way that the corresponding output could deliver a current of more than 1 mA to the load for longer than 1 ms."

To achieve the freedom from interference, safety measures are defined in order to avoid a violation of the safety goal in the case of a connection between the internal supply of the driver stages and the external supply voltage  $V_{bat}$ . Examples of taken measures as shown in Figure B.7:

- introduce subparts to pull down the switch transistor gate source voltages below their threshold voltages. The pull down blocks are activated by the supply monitoring block; and
- limit of the current that can pass through the connection between the driver output and the switch transistor gate to assure that the pull down is able to keep the gate source voltage sufficiently low for the case of a short to the supply at the gate driver output.

As a consequence of the introduction of the above mentioned safety mechanisms, the architecture of the system is changed and a rise of the internal supply to the level of the board net is no longer causing a violation of the safety requirement by the initial dependent failures as long as the pull down subparts are activated. If there is no other cascading effect which could impact the function of this safety mechanism the mitigation of the dependent failures would be sufficient. The adaptation of the fault tree according to the defined mitigation measures that result from the DFA is shown in Figure B.8.



Figure B.7 — Shared supply fault mitigation

An additional freedom from interference requirement is needed if the change of the architecture introduces other additional dependent failure mechanisms that could impact the effectiveness of the new safety mechanisms (a) and (b) that were introduced to mitigate the initial dependent fault. For this case the new freedom from interference requirement could be formulated as follows: "A failure of the supply voltage regulator that shorts the internal supply  $V_{dd}$  to the external supply voltage  $V_{bat}$  shall not cause a failure in the voltage monitor or a failure of the pull down blocks, which disables the pull down current paths in a way that the threshold of the switch transistors can be exceeded longer than 1 ms."

For the achievement of this new freedom from interference requirement additional safety measures are installed for the switch transistors. These pull down blocks are not affected by the initial fault (short of the internal supply  $V_{dd}$  to the external board net supply  $V_{bat}$ ) in a way that prevents them from keeping the gates of the output switch transistor pulled down.

Example of taken measures:

- introduction of a high voltage protection block for the supply monitor (a); and
- design of the gate pull down dimensioned for operation at the external supply voltage (b).

For this example it is assumed that the IC technology allows to implement these measures in a way that provides sufficient safety margin. This assumption is justifiable in a qualitative evaluation, since the supply monitor and the pull down blocks are small and can be realized in a way (e.g. increased channel length, cascaded HV transistors, serial resistors) that allows increased safety margin compared to the supply voltage regulator (higher absolute maximum rating for supply voltage). Of course the safety requirements, fault mechanisms and suggested mitigation method are just exemplary and based on assumptions of the following boundary conditions:

- a circuit architecture;
- application requirements; and
- capabilities of an IC technology which will be used to fabricate the circuit.

The aim of the example is to explain how to perform a DFA of an analogue part and not as reference for the mitigation of dependent failures caused by overvoltage faults of the supply voltage regulator in real switched output stages. Other methods or variants to mitigate the same fault can be used depending on the final knowledge of the real boundary conditions (e.g. technology options, external safety mechanisms). Finally, a latent fault analysis is performed on the new elements that have been introduced to mitigate the dependent failures caused by the supply overvoltage. The analysis could identify the need to test them in repeated time intervals (e.g. at each system start-up).



Figure B.8 — FTA including shared supply fault mitigation

### **B.2.3** Dependent failures by coupling mechanism

The primary fault that leads to the second exemplary dependent failure is illustrated in Figure B.9. It is a random hardware fault that appears in the high side driver. It leads to a failure of the high side path, which results in a conductance of the high side switch transistor. It further activates a coupling effect that can initiate a dependent failure in the low side path.



Figure B.9 — Dependent failures by coupling mechanism

An independence requirement could be stated as: "A failure of the high side path shall not induce a failure in the low side path that leads to an activation of the low side switch transistor in a way that it can deliver more than 1 mA." As a result of the evaluation of the DFI list, the following relevant initiators (see <u>Table B.2</u>) and their corresponding coupling mechanisms that require a definition of special mitigation measures are identified.

NOTE This is an example and does of course not imply that these 3 DFI are the only relevant for gate drivers.

For each dependent failure listed in <u>Table B.2</u>, the fault tree in <u>Figure B.10</u> is used. It shows that besides independent random faults in every channel, a coupling between the channels can lead to a fault in the second channel that is not directly affected by the initial fault.

In the case of temperature increases (reference number 1 in <u>Table B.2</u>) or break down of the supply (reference number 2 in <u>Table B.2</u>) the dependent failures can be avoided by implementation of a safety mechanism that detects the coupling effect and brings the system or element into a safe state. In the case of the substrate current injection (reference number 3 in <u>Table B.2</u>) mitigation could be achieved by technology and/or layout measures that break the coupling mechanism.

Reference number	DFI	Coupling mechanism				
1	Local hot spot in one of the gate driver circuits (e.g. caused by a defect of a device inside the gate driver block that heats up due to increased power con- sumption of the defective device).	Heat propagation via the substrate causes an exceedance of the maximum rating of the temperature range of the other gate driver.				
2	Short circuit in one of the gate drivers leading to current consumption above the specification of the supply voltage regulator.	Break down of the supply of the other gate driver causes an undefined state (neither within the operating range nor in the range that leads to power on reset).				
3	Injection of current into the substrate within one of the gate drivers e.g. caused by defects of substrate pn junctions or by activation of parasitic bipolar transistor of power devices.	Latch up induced including circuit elements of the other gate driver due to increasing voltage drop along the path of the substrate current to GND.				

Table B.2 — Example of identified relevant coupling mechanisms



Figure B.10 — Fault tree including coupling effect

In order to achieve a mitigation of the identified dependent failures, additional safety mechanisms are defined in <u>Table B.3</u>.

NOTE The mitigation of the dependent failures can require one or a combination of the mitigation measures, a final proof of the evidence of the chosen measures is made available with respect to the real design, layout, technology, package and application.

Reference number	Dependent failures mitigation						
1	Temperature measurement in the proximity of the gate drivers (the acceptable dis- tance depends on the thermal resistance of the heat sink path and can be found by thermal simulation, sensor elements can be resistors or bipolar transistors) and shut down of the gate driver supply in the case of over temperature.						
	Current limitation in the supply voltage regulator to limit the power that is available to heat up the chip and brings it into a defined under voltage reset state.						
	A thermal segregation (e.g. sufficient distance in combination with a backside heat sink via an exposed die pad) of the independent paths (high side & low side path, each consisting of a switch transistor and its associated gate driver) that is sufficient to prevent the overheating of the fault free path (the one that is not affected by the initial fault). Dimension of the required segregations can be evaluated (e.g. based on thermal simulations).						
2	Current measurement of the block supplies and shut down of the gate driver supply in the case of overcurrent.						
	Voltage monitor with under voltage reset that avoids undefined states by setting the reset threshold inside the safe operation range of the circuit.						
	Passive pull down of the gates e.g. with resistors to keep switch transistors in off state if the supply is low.						
3	Physical separation (e.g. spacing, guard rings, separate wells, trenches, buried layer, sinkers — depending on the IC technology) with the target to interrupt the latch up mechanisms between the parts that are claimed to be independent.						

Table B.3 — Examples for the mitigation of coupling effects

## Annex C

### (informative)

### Examples of quantitative analysis for a digital component

### C.1 Description

The following is an example of a quantitative analysis using the method described in <u>5.1.7</u>.

NOTE 1 Numbers used in this example (e.g. failure rates, amount of safe faults and failure mode coverage) are examples. They can vary from architecture to architecture.

NOTE 2 The following examples divide a portion of the digital component into the subparts level. As discussed in 5.1.7, the necessary level of detail can depend on the stage of the analysis and on the safety mechanisms used.

NOTE 3 The following examples use the quantitative approach to compute a dedicated target "single-point fault metric" value for transient faults. As discussed in 5.1.7.2, transient faults can be also addressed by qualitative rationale. The rationale includes the reason why the qualitative approach is adequate.

The example considers a small portion of a digital component, i.e. only two parts:

- a small CPU, divided in five subparts: register bank, ALU, load-store unit, control logic and debug.
   Each subpart is further divided in several subparts; and
- 16 KB of RAM divided in three subparts: cell array, address decoder and logic for end-of-line test, and management of spare rows (redundancies) of RAM.

NOTE 4 The FIT numbers shown in the example do not include peripherals or other features such as package, handling or overstress. They are given just as an example of a possible method for FIT rate computation. For this reason, those values are not comparable with FIT rates of a complete packaged digital component as shown for example in SN 29500.

NOTE 5 The aim of the following example is to avoid a requirement that each smallest digital component subpart be addressed in the system-level analysis. At system-level analysis, component or part level detail can be sufficient. The aim of this example is to provide evidence that for a digital component at stand-alone level, a deeper analysis (e.g. at subpart level) can be needed in order to compute with the required accuracy the failure rates and failure mode coverage of parts and subparts, to be used afterwards by system engineers. In other words, without an accurate and detailed digital component stand-alone level analysis, it can be very difficult to have good data for system-level analysis.

The following four safety mechanisms are considered:

 a hardware safety mechanism (SM1) performing logical monitoring of the program sequence of the CPU. This safety mechanism is able to detect with certain coverage the faults in the control logic that could cause the software to run out of sequence. However, this safety mechanism is poor at detecting faults (such as wrong arithmetic operations) leading to wrong data;

NOTE 6 In this example, it is assumed that each detected permanent single bit fault affecting the CPU is signalled to the system (e.g. by activating an output signal of the digital component). As a consequence of this assumption, the failure mode coverage w.r.t. latent faults can be assumed 100 % in alignment with what is described in ISO 26262-5. A requirement is set at system or element level to make proper use of this signal (e.g. to enter a safe state and inform the driver). For suspect transient faults, the CPU can try to remove these faults by a reset. If the fault persists, it means it is permanent, and therefore it can be signalled to the system as previously described. If the fault disappears (i.e. it was really transient), the CPU can continue.

 a software-based safety mechanism (SM2) addressing random hardware failures executed at keyon to verify the absence of latent faults in the logical monitoring of the program sequence of the CPU (SM1);  an error detection-correction logic ECC (SM3) with the capability to correct all single bit faults (single error correction, SEC) and detect all double bit faults (double error detection, DED) for the RAM; and

NOTE 7 In this example, it is assumed that each detected permanent single bit fault — even if corrected by the ECC — is signalled to the software (e.g. by an interrupt), and the software reacts accordingly. As a consequence of this assumption, the failure mode coverage w.r.t. latent faults can be assumed 100 % in alignment with what is described in ISO 26262-5. A requirement is set at system or element level to make proper use of this event (e.g. to go into a safe state and inform the driver). For suspected transient faults corrected by ECC, the CPU can try to remove these faults by writing back in the memory the correct value. If the fault persists, it means it is permanent and therefore is signalled to the system as previously described. If the fault disappears (i.e. it was transient), the CPU can continue. To distinguish intermittent and transient faults, counting numbers of corrections could be a possible method.

 a software-based safety mechanism (SM4) addressing random hardware failures executed at keyon to verify the absence of latent faults in the ECC (SM3).

Figure C.1 is divided in three separate calculations for better visibility.

<u>Figure C.1</u> gives the view of failure modes at subparts level. <u>Figure C.2</u> shows how the low-level failure modes can be identified and therefore how the overall failure distribution can be computed, following the approach described in <u>4.4</u>.

EXAMPLE 1 The table shows that the failure rate of a permanent fault in the flip-flop X1 and its related fan-in is 0,01 FIT. Summing each of those low-level failure modes, it is possible to compute the failure rate of a permanent fault of the ALU logic as a whole (0,0348 FIT). With the same procedure, by summing up each of the failure rates related to the subpart, it is possible to compute the FIT rate for a permanent fault in the ALU.

NOTE 8 Going up in the failure modes abstraction tree (i.e. from the low-level failure modes to the higher ones), failure rates of different subparts' failure modes could be combined to compute the failure rate for the higher-level failure mode, especially if those higher-level failure modes are defined in a more generic way.

EXAMPLE 2 If a higher-level failure mode (e.g. at part-level) is defined as "wrong instruction processed by CPU", the failure rate of this failure mode can be a combination of the failure rates of many failure modes at subparts level, such as a permanent fault in the pipeline, a permanent fault in the register bank, etc. Therefore, if the low-level failure rates are available, the higher-level failure rate can be computed with a bottom-up approach (assumes independent faults).

NOTE 9 Columns of tables can be correlated to the flow diagram for fault classification and fault class contribution calculation described in ISO 26262-10 [61]:

- failure rate (FIT) is equal to λ;
- amount of safe faults is equal to F<sub>safe</sub>;
- failure mode coverage with respect to violation of safety goal is equal to K<sub>FMC,RF</sub>;
- residual or single-point fault failure rate is equal to  $\lambda_{SPF}$  or  $\lambda_{RF}$  depending on whether the failure is single-point or residual. In the example, no single-point faults are considered, so this failure rate is always equal to  $\lambda_{RF}$ ;
- failure mode coverage with respect to latent failures is equal to *K*<sub>FMC,MPF</sub>; and
- latent multiple-point fault failure rate is equal to  $\lambda_{MPF}$ .

NOTE 10 The amount of safe faults is the fraction of the failure mode that has neither the potential to violate the safety goal in absence of safety mechanisms nor in combination with independent failures of another subpart.

NOTE 11 The failure mode coverage is computed with a detailed analysis of the capability of SM1 to cover each subpart. In this example, R0 and R1 are registers chosen by the compiler to pass function parameters, so they have a slightly higher probability to cause a program sequence error detectable by SM1. The aim of this example is to provide evidence that by means of a detailed analysis, it is possible to identify differences in the coverage of the subparts.

NOTE 12 The failure mode coverage of the ECC (SM3) is computed, for example, with a detailed analysis combining the high probability of ECC of detecting single and double bit errors with the lower probability of detection (it could be less than 90 %) of multiple-bit errors. This is shown in Figure C.2.

NOTE 13 Certain subparts can be covered by several safety mechanisms: in such cases, the resulting failure mode coverage combines the coverage for each failure mode determined by means of a detailed analysis.

NOTE 14 The example shows that without proper coverage of the ECC (SM3) with respect to multiple bit errors and without the coverage of the RAM address decoder, it can be difficult to achieve a high single-point fault metric.

NOTE 15 The example shows that some safety mechanisms can cause a direct violation of the safety goal, and therefore they are considered in the computation of residual faults. In this example, a fault in the ECC (SM3) can corrupt the mission data without a corresponding fault in the memory.

NOTE 16 The example shows that, in a digital component, subparts could coexist which potentially are not safety-related but for which it is impossible to establish a clear separation or distinction from the safety-related subparts (the debug inner logic). Instead, other parts (the debug interface) could be easily isolated and disabled in a way that they can be considered not safety-related without risks.

NOTE 17 The amount of safe faults is determined according to the classification method described in ISO 26262-10 [61]. These calculations can be done, for example, with design analysis or fault injection simulation. This represents the case that certain low-level failure modes (e.g. a single-event upset and single-event transient fault in flip-flop X2 and its fan-in) are safe (e.g. because that bit is seldom used by the ALU architecture).

NOTE 18 The failure rate of the memory for a single permanent fault causing n>2 bit errors is computed, for example, considering memory layout information, structure of the address decoder, etc.

NOTE 19 The ECC (SM3) coverage for >2 bit errors is computed with a detailed analysis considering the number of bits in each coded word (in this case 32) and the number of code bits (in this case 7). Depending on those parameters, coverage can be much higher.

			1					Perma	nent failure	es				Iran	sient fa	allures	
Part	Sub-part	Elementary sub-parts	Safety Related Component ? Not Safety-Related Component ?	Failure modes	Failure rate (FIT)	Amount of safe faults (see note 1)	Safety mechanism(s) preventing the violation of the safety goal	Failure mode coverage wrt. violation of safety goal	Residual or Single Point Fault failure rate / FIT	Safety mechanism(s) preventing latent faults	Failure mode coverage wrt. Latent failures	Latent Multiple Point Fault failure rate / FTT	Failure rate (FIT)	Amount of safe faults (see note 1)	Safety mechanism(s) preventing the violation of the safety goal	Failure mode coverage wrt. violation of safety goal	Residual or Single Point Fault failure rate / FIT
		Register R0	SR	permanent fault	0.0029	0%	SM1	40%	0.00174	SM1	100%	0.00000					
		Register R1	SR	transient fault permanent fault	0.0029	0%	SM1	40%	0.00174	SM1	100%	0.00000	0.032005	0%	SM1	40%	0.01920
	Register bank	Register R2	SR	transient fault permanent fault	0.0029	0%	SM1	20%	0.00232	SM1	100%	0.00000	0.032005	0%	SM1	40%	0.01920
		Register R3	SR	transient fault permanent fault	0.0029	0%	SM1	20%	0.00232	SM1	100%	0.00000	0.032005	0%	SM1	10%	0.02880
		ALU	SR	transient fault permanent fault	0.0348	0%	SM1	20%	0.02784	SM1	100%	0.00000	0.032005	0%	SM1	10%	0.02880
		MIII	ер	transient fault permanent fault	0.0290	0%	SM1	20%	0.02320	SM1	100%	0.00000	0.00038	20%	SM1	10%	0.00027
	ALU	MOL	SR SR	transient fault permanent fault	0.0232	0%	SM1	20%	0.01856	SM1	100%	0.00000	0.00037	70%	SM1	10%	0.00010
		DIV	SR	transient fault	0 0174	0%	SM1	90%	0.00174	SM1	100%	0.00000	0.00036	70%	SM1	10%	0.00010
CPU	Control	Pipeline	SR	transient fault	0.0406	0%	0.114	00%	0.00174	0.111	400%	0.00000	0.00103	20%	SM1	90%	0.00008
	logic	Sequencer	SR	transient fault	0.0406	0%	SMI	90%	0.00406	SMI	100%	0.00000	0.00307	50%	SM1	90%	0.00015
		Stack control	SR	permanent fault transient fault	0.0029	0%	SM1	70%	0.00087	SM1	100%	0.00000	0.000325	50%	SM1	40%	0.00010
		Address generation	SR	permanent fault transient fault	0.0174	0%	SM1	60%	0.00696	SM1	100%	0.00000	0.00103	10%	SM1	60%	0.00037
	Store	Load Unit	SR	permanent fault transient fault	0.0145	0%	SM1	50%	0.00725	SM1	100%	0.00000	0.000345	10%	SM1	50%	0.00016
	Unit	Store Unit	SR	permanent fault	0.0145	0%	SM1	50%	0.00725	SM1	100%	0.00000	0 000345	10%	SM1	50%	0.00016
		Debug Inner Logic	SR	permanent fault	0.0058	20%	none	0%	0.00464	none			0.00017	209/		00/	0.00010
	Debug	Debug Interface	NSR	permanent fault	0.0783								0.00017	20 /6	none	0 %	0.00014
				transient fault									0.001635				
					Σ				0.11049	I I		0.00000					0.09764
		Total failu Total Safety F Total Not Safety F	ire rate Related Related		Σ 0.29000 0.21170 0.07830 Sin	gle Po	int Fau	lts Metric	0.11049 47.8% Later	To Total N nt Faults	Total otal Safe lot Safe Metric	0.00000 failure rate ety Related ety Related	0.13708 0.13545 0.00164 Singl	e Poir	nt Fault	s Metric	0.09764 27 <b>.</b> 91%
		Total failu Total Safety F Total Not Safety F RAM data birs	re rate Related Related	permanent fault	Σ 0.29000 0.21170 0.07830 Sin <u>1.5000</u>	gle Po	int Fau SM3	Its Metric 96.9%	0.11049 47.8% Later 0.04688	To Total N nt Faults	Total otal Safe Not Safe Metric 100%	0.00000 failure rate ety Related ety Related 100.0%	0.13708 0.13545 0.00164 Singl	e Poir	nt Fault	s Metric	0.09764
Volatile	RAM	Total failu Total Safety F Total Not Safety F RAM data bits	Related	permanent fault transient fault permanent fault	Σ 0.29000 0.21170 0.07830 Sin 1.5000 0.0087	gle Po	int Fau SM3	96.9%	0.11049 47.8% Later 0.04688	To Total M nt Faults	Total tal Safe lot Safe Metric	0.00000 failure rate sty Related ety Related 100.0%	0.13708 0.13545 0.00164 Singl	e Poir	nt Fault	s Metric 99.69%	0.09764 27.91% 0.40894
Volatile Memory	RAM (16KB)	Total failu Total Safety F Total Not Safety F RAM data bits Address Decoder	re rate Related Related SR SR	permanent fault transient fault permanent fault transient fault permanent fault	Σ 0.29000 0.21170 0.07830 Sin <u>1.5000</u> 0.0087 0.0058	gle Po	int Fau SM3 none	96.9%	0.11049 47.8% Later 0.04688 0.00870 0.00290	To Total M nt Faults	Total stal Safe lot Safe Metric	0.00000 failure rate sty Related aty Related 100.0%	0.13708 0.13545 0.00164 Singl	e Poir	nt Fault SM3 none	s Metric 99.69%	0.09764 27.91% 0.40894 0.00034
Volatile Memory	RAM (16KB)	Total failu Total Safety F Total Not Safety F RAM data bits Address Decoder Test/redundancy	sre rate Related Related SR SR SR	permanent fault transient fault permanent fault transient fault permanent fault transient fault	Σ 0.29000 0.21170 0.07830 Sin 1.5000 0.0087 0.0058 Σ	gle Po 0% 	int Fau SM3 none none	96.9% 96.9% 0%	0.11049 47.8% Later 0.04688 0.00870 0.00290	To Total M nt Faults	Total tal Safe lot Safe Metric	0.00000 failure rate ety Related ety Related 100.0% 0.00000 0.00000 0.00000	0.13708 0.13545 0.00164 Singl 131.072 0.000335	e Poir 0% 90%	nt Fault SM3 none none	s Metric 99.69% 0%	0.09764 27.91% 0.40894 0.00034 0.00003
Volatile Memory	RAM (16KB)	Total failu Total Safety F Total Not Safety F Address Decoder Test/redundancy Total failu Total Safety F Total Not Safety F	SR SR SR SR SR SR SR SR SR SR SR SR SR S	permanent fault transient fault permanent fault transient fault transient fault transient fault	Σ 0.29000 0.21170 0.07830 Sin <u>1.5000</u> 0.0087 0.0058 Σ 1.51450 1.51450 0.00000	gle Po 0% 50%	SM3 none none	96.9% 96.9% 0%	0.11049 47.8% Later 0.04688 0.00870 0.00290 0.005848	Total M Total M SM3 SM3 Total M	Total tal Safe lot Safe Metric 100% 100% Total Safe lot Safe	0.00000 failure rate aty Related aty Related 100.0% 0.00000 failure rate aty Related aty Related	0.13708 0.13545 0.00164 Singl 131.072 0.000335 0.000335 131.07 131.07 0.000	e Poir 0% 0%	nt Fault SM3 none none	s Metric 99.69% 0%	0.09764 27.91% 0.40894 0.00034 0.40931
Volatile Memory	RAM (16KB)	Total failu Total Safety F Total Not Safety F RAM data bits Address Decoder Test/redundancy Total failu Total Safety F Total Not Safety F	re rate Related Related Related SR SR SR SR Related	permanent fault transient fault permanent fault transient fault transient fault transient fault	Σ 0.29000 0.21170 0.07630 Sin <u>1.5000</u> 0.0067 0.0058 Σ 1.51450 1.51450 0.00000 Sin	gie Po 0% 50% gle Po	Int Fau	Its Metric	0.11049 47.8% Later 0.04688 0.00870 0.00290 0.00290 0.05848 96.1% Later	Total M nt Faults SM3 Total M Total M	Total tal Safe Netric	0.00000 failure rate aty Related aty Related 100.0% 0.00000 failure rate aty Related aty Related aty Related	0.13708 0.13545 0.00164 Singl 131.072 0.000335 0.000335 131.07 131.07 0.00 Singl	e Poir	nt Fault SM3 none none	s Metric 99.69% 0% 0% s Metric	0.09764 27.91% 0.40894 0.00034 0.40931 99.69%
Volatile Memory	RAM (16KB)	Total failu Total Safety F Total Not Safety F RAM data bits Address Decoder Test/redundancy Total failu Total failu Total Safety F Total Not Safety F	re rate Related Related SR SR SR re rate Related SR	permanent fault transient fault permanent fault transient fault transient fault transient fault	Σ 0.29000 0.21170 0.07830 Sin 1.5000 0.0087 0.0058 Σ 1.51450 0.00000 Sin 0.00000 Sin	gle Po 0% 50% gle Po	Int Fau	Its Metric 96.9% 0% 0%	0.11049 47.8% Later 0.04688 0.00870 0.00290 0.05848 96.1% Later	Total M nt Faults	Total tal Safe Netric 100% Total tal Safe lot Safe Metric	0.00000 failure rate aty Related aty Related 100.0% 0.00000 failure rate aty Related aty Related 100.0%	0.13708 0.13545 0.00164 Singl 131.072 0.000335 0.000335 131.07 131.07 0.00 Singl	e Poir 0% 90% e Poir	none	s Metric 99.69% 0% 0%	0.09764 27.91% 0.40894 0.00034 0.40931 99.69%
Volatile Memory	RAM (16KB) SM1	Total failu Total Safety F Total Not Safety F Address Decoder Test/redundancy Total Safety F Total Not Safety F Total Not Safety F	Ire rate Related Related SR SR SR Related Related SR SR	permanent fault transient fault permanent fault permanent fault transient fault transient fault transient fault	Σ 0.29000 0.21170 0.07830 Sin 1.5000 0.0087 0.0087 0.0087 0.0058 Σ 1.51450 1.51450 0.00000 Sin 0.0029 0.0029 0.0029	gle Po 0% 50% gle Po 0% 50%	Int Fau	Its Metric	0.11049 47.8% Later 0.04688 0.00870 0.00290 0.05848 96.1% Later	Total N nt Faults SM3 Total N Total N nt Faults SM2 SM2	Total las Safe lot Safe Metric Total tal Safe lot Safe Metric 90%	0.00000 failure rate sty Related aty Related 0.00000 0.00000 failure rate sty Related aty Related 100.0% 0.00029 0.00015	0.13708 0.13545 0.00164 Singl 131.072 0.000335 0.000335 131.07 131.07 0.00 Singl	e Poir	tt Fault	s Metric 99.69% 0% 0%	0.09764 27.91% 0.40894 0.00034 0.40931 99.69%
Volatile Memory	RAM (16KB) SM1	Total failu Total Safety F Total Not Safety F Address Decoder Test/redundancy Total failu Total Safety F Total Not Safety F Detection Logic Alarm Generation EDC Coder	Ire rate Related SR SR SR SR Related Related SR SR	permanent fault transient fault permanent fault transient fault transient fault transient fault transient fault permanent fault permanent fault permanent fault permanent fault	Σ 0.29000 0.21170 0.07830 Sin 1.5000 0.0087 0.0058 Σ 1.51450 1.51450 0.00000 Sin 0.0029 0.0029 0.0029	gle Po 0% 50% gle Po 0% 50%	int Fau	Its Metric 96.9% 0% 0%	0.11049 47.8% Later 0.04688 0.00870 0.00290 0.05848 96.1% Later 0.00029	Total N nt Faults Total N Total N nt Faults SM2 SM2 SM4	Total 1 lot Safe Metric Total 1 lot Safe Metric 90% 90%	0.00000 failure rate aty Related aty Related 100.0% 0.00000 failure rate aty Related 100.0% 0.00029 0.00015 0.00026	0.13708 0.13545 0.00164 Singl 131.072 0.000335 0.000335 131.07 131.07 0.00 Singl	e Poir	nt Fault SM3 none none	s Metric 99.69% 0% 0% s Metric	0.09764 27.91% 0.40894 0.00034 0.00033 0.40931 99.69%
Volatile Memory Safety Mech.	RAM (16KB) SM1	Total failu Total Safety F Total Not Safety F RAM data bits Address Decoder Test/redundancy Total failu Total Safety F Total Not Safety F Detection Logic Alarm Generation EDC Coder	Ire rate Related Related SR SR SR Related Related SR SR SR SR	permanent fault transient fault permanent fault transient fault transient fault transient fault transient fault permanent fault permanent fault permanent fault permanent fault	Σ 0.29000 0.21170 0.07830 Sin 1.5000 0.0087 0.0087 0.0058 Σ 1.51450 1.51450 0.00000 Sin 0.0029 0.0029 0.0029 0.0029	gle Po 0% 50% gle Po 0% 50%	int Fau sm3 none int Fau sm3 SM3	Its Metric 96.9% 0% 1ts Metric 90% 90%	0.11049 47.8% Later 0.04688 0.00870 0.00290 0.05848 96.1% Later 0.00029 0.00029 0.00029	Total N nt Faults SM3 Total N Total N nt Faults SM2 SM2 SM4 SM4 SM4	Total tal Safe lot Safe Metric Total tal Safe lot Safe 90% 90% 90%	0.00000 failure rate atly Related atly Related 100.0% 0.00000 failure rate atly Related 0.00000 failure rate atly Related 100.0% 0.00029 0.00015 0.00026 0.00026	0.13708 0.13545 0.00164 Singl 131.072 0.000335 0.000335 131.07 131.07 0.00 Singl 0.000105 0.000055	e Poir 0% 90% e Poir	t Fault SM3 none none	s Metric 99.69% 0% s Metric	0.09764 27.91% 0.40894 0.00034 0.40931 99.69%
Volatile Memory Safety Mech.	RAM (16KB) SM1 SM3	Total failu Total Safety F Total Not Safety F RAM data bits Address Decoder Test/redundancy Total failu Total Safety F Total Not Safety F Detection Logic Alarm Generation EDC Coder Alarm Generation	Ine rate Related Related SR SR SR Related SR SR SR SR SR	permanent fault transient fault permanent fault transient fault transient fault transient fault transient fault permanent fault permanent fault permanent fault permanent fault permanent fault	Σ 0.29000 0.21170 0.07830 Sin 1.5000 0.0087 0.0058 Σ 1.51450 0.00000 Sin 0.0029 0.0029 0.0029 0.0029 0.0029 0.0029	gle Po 0% 50% 50% 9/2 50% 0% 50% 50%	int Fau sm3 none none int Fau sm3 sm3	Its Metric 96.9% 0% Its Metric 90% 90%	0.11049 47.8% Later 0.04688 0.00870 0.00290 0.05848 96.1% Later 0.00029 0.00029	Total N Int Faults	Total tal Safe lot Safe Metric Total tal Safe Netric 90% 90% 90% 90%	0.00000 failure rate aty Related aty Related aty Related aty Related 0.00000 0.00000 failure rate aty Related 100.0% 0.00029 0.00015 0.00026 0.00026 0.00026 0.00015	0.13708 0.13545 0.00164 Singl 131.072 0.000335 0.000335 0.000335 0.000335 0.000105 0.000105 0.000055 0.000325	e Poir 0% 90% e Poir 0% 0%	none none none none	s Metric 99.69% 0% 0%	0.09764 27.91% 0.40894 0.00034 0.40931 0.40931 99.69%
Volatile Memory Safety Mech.	RAM (16KB) SM1 SM3	Total failu Total Safety F Total Not Safety F Address Decoder Test/redundancy Total Safety F Total Not Safety F Total Not Safety F Detection Logic Alarm Generation EDC Coder Alarm Generation RAM EDC bits	sre rate Related Related SR SR SR Related Related SR SR SR SR SR	permanent fault transient fault permanent fault permanent fault transient fault transient fault transient fault permanent fault permanent fault transient fault permanent fault permanent fault permanent fault permanent fault permanent fault permanent fault	Σ 0.29000 0.21170 0.07830 Sin 1.5000 0.0087 0.0058 Σ 1.51450 1.51450 0.00000 Sin 0.0029 0.0029 0.0029 0.0029 0.0029 0.0029 0.0029 0.0029	gle Po 0% 50% gle Po 0% 50% 50% 0%	int Fau SM3 none none sM3 SM3 SM3	Its Metric 96.9% 0% 1ts Metric 90% 90% 96.9%	0.11049 47.8% Later 0.04688 0.00870 0.00290 0.05848 96.1% Later 0.00029 0.00029 0.00029 0.00029	Total N nt Faults SM3 Total N Total N nt Faults SM2 SM2 SM4 SM4 SM4 SM4 SM4	Total Safe	0.00000 failure rate ty Related ty Related 0.00000 0.00000 failure rate ty Related 100.0% 0.00000 failure rate ty Related 100.0% 0.00025 0.00025 0.00026 0.00026 0.00015 0.000	0.13708 0.13708 0.13545 0.00164 Singl 131.072 0.000335 0.000335 131.07 131.07 0.00 Singl 0.000105 0.000055 0.000055	e Poir 0% 90% e Poir	t Fault SM3 none none t Fault	s Metric 99.69% 0% 0% s Metric	0.09764 27.91% 0.40894 0.00034 0.40931 0.40931 99.69% 0.00033 0.00033
Volatile Memory Safety Mech.	RAM (16KB) SM1 SM3	Total failu Total Safety F Total Not Safety F Address Decoder Test/redundancy Total failu Total Safety F Total Not Safety F Detection Logic Alarm Generation EDC Coder Alarm Generation RAM EDC bits	sre rate Related Related SR SR SR Related Related SR SR SR SR SR SR	permanent fault transient fault permanent fault transient fault transient fault transient fault transient fault permanent fault transient fault permanent fault transient fault permanent fault transient fault permanent fault transient fault permanent fault transient fault transient fault	Σ 0.29000 0.21170 0.07830 Sin 1.5000 0.0087 0.0058 Σ 1.51450 1.51450 0.00000 Sin 0.0029 0.0029 0.0029 0.0029 0.0029 0.0029 0.328125 Σ	gle Po 0% 50% gle Po 0% 50% 0% 0%	SM3 none none int Fau SM3 SM3	Its Metric	0.11049 47.8% Later 0.04688 0.00870 0.00290 0.05848 96.1% Later 0.00029 0.00029 0.00029 0.00029 0.00029 0.00029	Total N nt Faults Total N Total N nt Faults SM2 SM4 SM4 SM4 SM4	Total 1 tal Safe Not Safe Metric Total 1 tal Safe Netric 90% 90% 90% 90%	0.00000 failure rate aty Related aty Relat	0.13708 0.13708 0.13545 0.00164 Singl 131.072 0.000335 0.000335 131.07 131.07 0.00 Singl 0.000105 0.000325 0.000325 0.000325	e Poir 0% 90% e Poir	nt Fault SM3 none none tr Fault	s Metric 99.69% 0% 0% 0% 0% 99.69%	0.09764 27.91% 0.40894 0.00034 0.00033 0.40931 99.69% 0.00033 0.00033 0.00033 0.00033
Volatile Memory Safety Mech.	RAM (16KB) SM1	Total failu Total Safety F Total Not Safety F Address Decoder Test/redundancy Total Address Decoder Total Safety F Total Not Safety F Detection Logic Alarm Generation EDC Coder EDC Decoder Alarm Generation RAM EDC bits	SR SR SR SR SR SR SR SR SR SR SR SR SR S	permanent fault transient fault permanent fault permanent fault transient fault transient fault transient fault permanent fault permanent fault transient fault transient fault permanent fault transient fault permanent fault permanent fault transient fault permanent fault transient fault	Σ 0.29000 0.21170 0.07830 Sin 1.5000 0.0087 0.0087 0.0058 Σ 1.51450 1.51450 0.00000 Sin 0.0029	gje Po 0% 50% 0% 0% 0% 0%	int Fau sM3 none none sM3 SM3 SM3	Its Metric	0.11049 47.8% Later 0.04688 0.00870 0.00290 0.05848 96.1% Later 0.00029 0.00029 0.00029 0.00029 0.00029	Total N mt Faults SM3 Total N mt Faults SM2 SM4 SM4 SM4 SM4 SM4 SM4 SM4 SM4	Total I tal Safe Netric Total I tal Safe Netric 90% 90% 90% 90% 90% 90%	0.00000 failure rate aty Related	0.13708 0.13708 0.13545 0.00164 Singl 131.072 0.000335 0.000335 131.07 0.00 Singl 0.000105 0.000055 0.000055 0.000055 0.000325 0.000325 0.000325 28.67281 28.67281 0.00000	e Poir 0% 90% e Poir	t Fault SM3 none none t Fault none sM3	s Metric 99.69% 0% 0% s Metric	0.09764 27.91% 0.40894 0.00034 0.40931 0.40931 99.69% 0.00033 0.00033 0.00033 0.00033

### Figure C.1 — Example of quantitative analysis (at subparts level)

Copyright International Organization for Standardization rights reserved Provided by IHS Markit under license with ANSI No reproduction or networking permitted without license from IHS

							Permanent failures						Transient failures						
Part	Sub-part	Elementary sub-parts	Safety Related Component ? Not Safety-Related Component ?	Failure modes		Failure rate (FIT)	Amount of safe faults	Safety mechanism(s) preventing the violation of the safety goal	Failure mode coverage wrt. violation of safety goal	Residual or Single Point Fault failure rate / FIT	Safety mechanism(s) preventing latent faults	Failure mode coverage wrt. Latent failures	Latent Multiple Point Fault failure rate / FIT		Failure rate (FIT)	Amount of safe faults	Safety mechanism(s) preventing the violation of the safety goal	Failure mode coverage wrt. violation of safety goal	Residual or Single Point Fault failure rate / FIT
				permanent fault in the flip-flop X1 and its fan-in		0.0100	0%	SM1	20%	0.00800	SM1	100%	0.00000						
				SEU and SET in the flip- flop X1 and its fan-in											0.0001	0%	SM1	10%	0.00009
CPU	ALU	ALU	SR	permanent fault in the flip-flop X2 and its fan-in		0.0150	0%	SM1	20%	0.01200	SM1	100%	0.00000						
				SEU and SET in the flip- flop X2 and its fan-in											0.0001	70%	none	0%	0.00003
				etc						••					•	••	:		••
					Σ	0.0348				0.02784			0.00000		0.00038				0.00027
				permanent fault causing ≤2 bit errors in same coded word		1.3500	0%	SM3	100.0%	0.00000	SM3	100%	0.00000						
Volatile	RAM	RAM		≤2 SEUs in same coded word											129.76128	0%	SM3	100.00%	0.00000
Memory	(16KB)	data bits	SR	permanent fault causing >2 bit errors in same coded word		0.1500	0%	SM3	68.8%	0.04688	SM3	100%	0.00000						
14 I.I.I.I.I.I.I.I.I.I.I.I.I.I.I.I.I.I.I.				>2 SEUs in same coded word											1.31072	0%	SM3	68.8%	0.40894
					Σ	1.5000				0.04688	 		0.00000	-	131.0720				0.40894

Figure C.2 — Example of quantitative analysis (at low-level failures level)

### Annex D (informative)

### Examples of quantitative analysis for analogue component

### **D.1 Description**

The following is an example of a quantitative analysis using the method described in 5.2.3 in order to calculate the single-point fault metric and the latent-fault metric for a given safety requirement allocated to the mixed signal hardware element depicted in Figure D.1.

The example consists of a mixed signal hardware element composed of:

- a low drop voltage regulator (low drop voltage regulator in <u>Figure D.2</u>) providing an output voltage within a prescribed range;
- a voltage monitor (voltage monitor in Figure D.3) capable of detecting overvoltage ( $VA > OV_{th}$ ) and under-voltage ( $VA < UV_{th}$ ) on the LDO output by monitoring the regulated voltage VA and comparing it with two predefined thresholds; the predefined thresholds are generated from a reference voltage provided by an independent bandgap (voltage bandgap2 in Figure D.3) in order to ensure independence with respect to the voltage regulator;
- an analogue BIST controlled through the digital system (the digital controller is not depicted in the block diagram in <u>Figure D.1</u>); and
- an ADC channel.

The ASIL B safety requirement is: "The regulated voltage output does not go out of regulation, i.e. the regulated voltage VA is not outside the  $UV_{th}$ - $OV_{th}$  range for more than 1 ms."

The component can be considered in a safe state when an out of regulation condition is detected and signalled to an external element of the system/item. The external system is responsible for fault reaction including transitioning the system or element to a safe state.

As shown in Figure D.3 the voltage monitor is composed of two voltage comparators, a passive network and a bandgap; the low drop regulator includes a bandgap, a current limiter, the bias generator and the regulator core as shown in Figure D.2.

The ADC is included in the mixed signal hardware element but it is not used for any function related to the safety requirement and so its potential failure cannot contribute to the violation of such requirement; therefore the ADC is assumed not safety-related.

The following safety mechanisms are considered:

- the voltage monitor detecting overvoltage (safety mechanism SM2) and under-voltage (safety mechanism SM1) failures with a diagnostic coverage of 99,9 %. The safety mechanism is described in <u>5.2.4.2</u>.
- the analogue BIST detecting failures affecting the voltage monitor with a diagnostic coverage of 60 % (safety mechanism SM6). The safety mechanism is described in <u>5.2.4.10</u>.

The coverage levels claimed by the safety mechanisms are reported in <u>Table D.1</u>. They are assumed to be proven with simulations, testing to characterize and confirm the behaviour of the silicon and the related evidences are documented in the product safety case. It is out of the scope of this example to provide those evidences.

Each safety mechanism signals the detection of a fault to an element of the system/item which is then responsible to transition the system or element to a safe state.

Under this assumption, the failure mode coverage with respect to latent failures related to the low drop regulator is claimed to be 100 % based on the example in ISO 26262-5:2018, Annex E.



Figure D.1 — Example of analogue and mixed signal hardware element (circuit under analysis)



### Figure D.2 — Detailed block diagram of the low drop regulator part





# Table D.1 — Safety mechanisms considered in the example and related coverage for<br/>hardware element

ID	Safety mechanism	Claimed failure mode coverage
SM1	Under-voltage (UV) Monitor	99,9 %
SM2	Over-voltage (OV) Monitor	99,9 %
SM6	Analogue BIST diagnostics	60 %

NOTE 1 The example shows that parts which could be easily isolated and disabled in a way that they can be considered not safety-related without risk, can coexist with parts that are safety-related.

NOTE 2 The effectiveness of safety mechanisms could be affected by dependent failures. Adequate measures are considered as described in <u>5.2.3.6</u>.

Based on the guidelines provided in 5.2.3, the failure rates and the metrics can be computed in the following way for analogue and mixed signal hardware elements:

first, the hardware element is divided into parts or subparts;

NOTE 3 The validity of assumptions on the independence of identified parts is established during the dependent failure analysis.

NOTE 4 The necessary level of detail (e.g. if analysis at part level or subpart level) can depend on the stage of the analysis and on the safety mechanisms.

second, the failure rates of each part or subpart can be computed using one of the methods described in <u>4.6.2.4</u> and <u>5.2.3.3</u>;

NOTE 5 In this example the failure rate distribution is assumed to be proportional to the area both for permanent and transient faults using the values reported in <u>Table D.6</u>.

 for each part/subpart the relevant failure modes are listed and a failure mode distribution is assigned to each of them;

NOTE 6 The failure mode distribution in the examples of <u>Table D.2</u> and <u>Table D.3</u> is considered equally distributed over the failure modes belonging to each part/subpart. This assumption is understood as reference only, valid for the specific examples.

- the evaluation is completed by classifying the faults into safe faults, residual faults, detected dualpoint faults and latent dual-point faults; and
- finally, the failure mode coverage with respect to residual and latent faults of that part or subpart is determined.

NOTE 7 Numbers used in this example (e.g. failure rates, amount of safe faults and failure mode coverage) can vary from architecture to architecture.

The example of quantitative analysis, limited to permanent faults, is reported in <u>Table D.2</u> and <u>Table D.3</u> using the same format as <u>Figure C.1</u>. The quantitative analysis gives the view of failure modes at subpart level.

NOTE 8 In this example a separate analysis with respect to transient faults is not reported but it can be added when relevant.

Depending on the system functions and safety requirements, different operating phases can be relevant and so additional failure modes can be considered.

EXAMPLE For systems that need to comply with start-stop requirements, the regulator start phase can be safety-related and the failure mode "Incorrect start-up time (i.e. outside the expected range) — Voltage ramp too fast" can be added.

- mission parts
analysis
quantitative a
Example of
Table D.2 —

Latent Mul- tiple Point Fault failure rate/FIT	0,0E+00	0,0E+00	0,0E+00	0,0E+00	0,0E+00	0,0E+00	0,0E+00	0,0E+00
Failure mode cov- erage with respect to latent fail- ures	100 %	100 %	100 %		100 %			
Safety mecha- nism(s) to prevent faults	SM2	SM1	SM1 SM2		SM1 SM2			
Residual or Single Point Fault failure rate/FIT	2,16E-06	2,16E-06	2,16E-06	0,0E+00	2,16E-06	0,0E+00	0,00E+00	0,00E+00
Failure mode cov- erage with respect to violation of safety re- quirement	99,9 %	% 6'66	% 6'66		% 6'66			
Safety mecha- nism(s) prevent- ing the violation of the safety require- ment	SM2	SM1	SM1 SM2		SM1 SM2			
Amount of Safe Faults	0 %	% 0	% 0	100 %	% 0	100 %	100 %	100 %
Failure rate (FIT)	2,16E-03	2,16E-03	2,16E-03	2,16E-03	2,16E-03	2,16E-03	0,00E+00	0,00E+00
Failure distribu- tion	14 %	14 %	14 %	$14 \ \%$	14 %	14 %	% 0	% 0
Fault Mod- el <sup>b</sup>	Ч	Ь	Р	Р	d	Ч	ď	ط
Potential Effect of Failure Mode in Absence of Safety Mechanism (SM) on IC level <sup>a</sup>	Regulated voltage higher than VA_OV	Regulated voltage lower than VA_UV	Regulated voltage out of the expected range (VA_UV-VA_OV)	No effect- Regulated voltage within the expected range but with low accuracy	Regulated voltage out of the expected range (VA_UV-VA_OV)	No effect- Regulated voltage within the expected range but with low accuracy	no effect — as- suming during the voltage regulator start up the item is in safe state	no effect — as- suming during the voltage regulator start up the item is in safe state
Failure Mode	Output voltage high- er than a predefined high threshold of the prescribed range (i.e. Over voltage — OV)	Output voltage lower than a predefined low threshold of the prescribed range (i.e. Under voltage — UV)	Output voltage af- fected by spikes	Output voltage oscillation within the prescribed range	Output voltage fast oscillation outside the prescribed range but with average value within the prescribed range	Output voltage drift within the pre- scribed range	Incorrect start-up time (i.e. outside the expected range) — Voltage ramp too fast	Incorrect start-up time (i.e. outside the expected range) — Voltage ramp too slow
Safe- ty-re- lated Compo- nent or Not Safe- ty-re- lated Compo- nent	SR	SR	SR	SR	SR	SR	SR	SR
Subpart	Low Drop	Regula- tor						
Part	Linear Voltage	Regula- tor						

L I	<u>ц</u>										1
	Latent Mul tiple Point Fault failure rate/FIT	0,0E+00	0,0E+00	0,0E+00					100 %		
	Failure mode cov- erage with respect to latent fail- ures	100 %							t-Fault Metric	node.	
	Safety mecha- nism(s) to prevent latent faults	SM1 SM2							Laten	ach failure r	
	Residual or Single Point Fault failure rate/FIT	1,08E-03	0,0E+00	0,00109				92,8 %		end effect of ea	
	Failure mode cov- erage with respect to violation of safety re- quirement							t Fault Metric		auses and the	
	Safety mecha- nism(s) prevent- ing the violation othe safety require- ment							Single-Poin		ential root c	
	Amount of Safe Faults	50 %								out the pote	
	Failure rate (FIT)	2,16E-03	7,00E-03		0,022 1	0,0151	0,0070			ore details ab nent faults.	
	Failure distribu- tion	14 %	100 %	Σ	ailure rate	ety-related	ety-related			A giving mo ed to perma	
	Fault Mod- el <sup>b</sup>	Ч	Р		Total f	otal Safe	Not Safe			the FME is limit	
	Potential Effect of Failure Mode in Absence of Safety Mechanism (SM) on IC level <sup>a</sup>	Regulated voltage potentially with low accuracy or out of regulation depend- ing on the actual quiescent current				Ē	Total			ve a dedicated entry in nt fault (T); the example	
	Failure Mode	Quiescent current (i.e. current drawn by the regulator in order to control its internal circuitry for proper operation) exceeding the maxi- mum value								can be beneficial to ha ent fault (P) or transier	
	Safe- ty-re- lated Compo- nent or Not Safe- ty-re- lated Compo- nent	SR	NSR							nplexity it e permane	
	Subpart		ADC							ding on cor todel can b	
	Part		ADC							a Depenc b Fault m	

Table D.2 (continued)

safety mechanisms
analysis -
quantitative
J
Example (
rable D.3

Latent Mul- tiple Point Fault failure rate/FIT	0,0E+00	5,80E-04	0,0E+00	5,80E-04	0,0E+00
Failure mode cov- erage with respect to latent fail- ures		60 %		% 09	
Safety mecha- nism(s) to prevent latent faults		SM6		SM6	
Residual or Single Point Fault failure rate/FIT					
Failure mode cov- erage with respect to violation of safety re- quirement					
Safety mecha- nism(s) prevent- ing the violation of the safety require- ment					
Amount of Safe Faults	100 %	% 0	100 %	% 0	100 %
Failure rate (FIT)	1,45E-03	1,45E-03	1,45E-03	1,45E-03	3,50E-03
Failure distribu- tion	25 %	25 %	25 %	25 %	50 %
Fault Mod- el <sup>b</sup>	Ч	Р	Р	Ь	d
Potential Effect of Failure Mode in Absence of Safety Mechanism (SM) on IC level <sup>a</sup>	Nuisance shutdown at nominal regulator loads.	Regulated voltage lower than VA_UV	Nuisance shutdown at nominal regulator loads.	Regulated voltage higher than <i>VA_OV</i>	No effect <sup>c</sup>
Failure Mode	UV Monitor (SM1) falsely triggering UV event	UV Monitor (SM1) not triggering valid UV event	OV Monitor (SM2) falsely triggering OV event	OV Monitor (SM2) not triggering valid OV event	Analogue BIST (SM6) falsely detects misbehaviour of the linear voltage regulator
Safe- ty-re- ty-re- lated Compo- nent or Not Safe- ty-re- lated Compo- nent	SR	SR	SR	SR	SR
Sub- part	Voltage Monitor (SM1, SM2)				Analog BIST (SM6)
Part	Linear Voltage Regula- tor				Analog BIST

© ISO 2018 – All rights reserved

- +										
Latent Mul tiple Poin Fault failure rate/FIT	0,0E+00	1.16E-03					90'0 %			tic failure.
Failure mode cov- erage with respect to latent fail- ures							t-Fault Metric	node.		: BIST Diagnos
Safety mecha- nism(s) to prevent latent faults							Laten	ch failure r		on, #3 fault
Residual or Single Point Fault failure rate/FIT						100 %		end effect of ea		out of regulation
Failure mode cov- erage with respect to violation of safety re- quirement						it Fault Metric		auses and the e		#2 fault: LD0
Safety mecha- nism(s) prevent- ing the violation of the safety require- ment						Single-Poir		ntial root c		12 or SM6),
Amount of Safe Faults	100 %							ut the pote		im (SM1, SN
Failure rate (FIT)	3,50E-03		0,012 80	0,012 80	0,000 00			ore details abo	nent faults.	fety mechanis
Failure distribu- tion	50 %	Σ	ailure rate	ty-related	ty-related			A giving mo	ed to perma	on main sa
Fault Mod- el <sup>b</sup>	Р		Total fa	ital Safe	Not Safe			he FME	is limite	Failure
Potential Effect of Failure Mode in Absence of Safety Mechanism (SM) on IC level <sup>a</sup>	No effect <sup>c</sup>			Tc	Total			ve a dedicated entry in t	it fault (T); the example	safety-related: #1 fault:
Failure Mode	Analogue BIST (SM6) does not detect misbehaviour of the linear voltage regulator							can be beneficial to ha	nt fault (P) or transien	ults before it becomes
Safe- ty-re- lated Compo- nent or Not Safe- ty-re- lated Compo- nent	SR							mplexity it	bermane	than two fa
Sub- part								ling on coi	iodel can b	res more t
Part								a Depenc	b Fault m	c It requi

Combining together the results of <u>Table D.2</u> and <u>Table D.3</u>, the overall values are:

- Single-Point Fault Metric = 96,1 %; and
- Latent-Fault Metric = 95,7 %.

The following example considers the benefit of finer subpart granularity for the same hardware element with a more stringent safety requirement: "The accuracy and the stability of the regulated voltage is such that  $VA < VA_0 + \Delta$  and  $VA > VA_0 - \Delta$  where  $VA_0$  is within  $V_{min} - V_{max}$  and  $\Delta = 5mV$ ."

The component can be considered in a safe state when the low accuracy/stability condition is detected and signalled to an external element of the system/item. The external system is responsible for fault reaction including transitioning the system or element to a safe state.

The example of quantitative analysis limited to permanent faults is reported in <u>Table D.5</u> using the same format as <u>Figure C.1</u>. The safety mechanisms considered in the analysis are:

- the voltage monitor detecting overvoltage (safety mechanism SM2) and under-voltage (safety mechanism SM1) failures;
- the independent ADC channel detecting variation of the regulated voltage higher than  $\Delta$  = 5mV (safety mechanism SM3). The safety mechanism is described in <u>5.2.4.11</u>;
- a current limiter detecting failures affecting circuits supplied by the low drop voltage regulator (safety mechanism SM5). The safety mechanism is described in <u>5.2.4.5</u>; and
- an analogue BIST detecting failures affecting the voltage monitor.

NOTE 8 Evidence is provided to show the independence of the current limiter with respect to the regulator core.

NOTE 9 The ADC used as safety mechanism SM3 is assumed to be external to the hardware element under analysis and so it is not considered in the FMEA. There is an ADC included in the hardware element which is not SM3: It is therefore reported in the FMEA as not safety-related.

The coverage levels claimed by the safety mechanisms are reported in <u>Table D.4</u>.

ID	Safety mechanism	Claimed failure mode coverage	
SM1	Under-voltage (UV) Monitor	99,9 %	
SM2	Over-voltage (OV) Monitor	99,9 %	
SM3	Independent ADC monitoring	97 %	
SM5	Current limiter	98 %	
SM6	Analogue BIST diagnostics	90 %	

Table D.4 — Safety mechanisms considered in the example with the new safety requirement

NOTE 10 The effectiveness of safety mechanisms could be affected by dependent failures. Adequate measures are considered as described in <u>5.2.3.6</u>.

Moreover, each safety mechanism signals the detection of a fault to an external element of the system/ item which is then responsible to transition the system or element to a safe state.

Under this assumption, the failure mode coverage with respect to latent failures related to the mission circuit is claimed to be 100 % according to ISO 26262-5:2018, Annex E.

<u>Table D.5</u> shows the quantitative analysis for the mission part conducted at a finer level of granularity than the one in <u>Table D.2</u> and <u>Table D.3</u>. The examples show that a different safety requirement impacts the level of partitioning and the diagnostic coverage requirement for one or more safety mechanisms.

NOTE 11 In this example the analysis with respect to transient faults is not reported but it can be added when relevant.

Table D.5 — Example of quantitative analysis in the case of fine granularity — mission parts

Latent Mul- tiple Point Fault failure rate/FIT	0,00E+00	0,00E+00	0,00E+00	0,00E+00	0,00E+00	0,00E+00	0,00E+00	0,00E+00
Failure mode cov- erage with respect to latent failures	100 %	100 %	100 %	100 %	100 %	100 %	100 %	100 %
Safety mecha- nism(s) to prevent faults	SM2	SM1	SM1 SM2	SM3	SM1 SM2	SM3	SM3	SM1 SM2
Residual or Single Point Fault failure rate/FIT	1,49E-06	1,49E-06	1,49E-06	4,46E-05	1,49E-06	4,46E-05	2,23E-05	6,00E-07
Failure mode cov- erage with respect to violation of safety require- ment	% 6'66	% 6'66	% 6'66	97,0 %	% 6'66	97,0 %	97,0 %	% 6'66
Safety mecha- nism(s) prevent- ing the violation of the safety require- ment	SM2	SM1	SM1 SM2	SM3	SM1 SM2	SM3	SM3	SM1 SM2
Amount of Safe Faults	% 0	% 0	% 0	% 0	% 0	% 0	50 %	% 0
Failure rate (FIT)	1,49E-03	1,49E-03	1,49E-03	1,49E-03	1,49E-03	1,49E-03	1,49E-03	6,00E-04
Failure distri- bution	14 %	14 %	14 %	14 %	14 %	14 %	14 %	20%
Fault Model <sup>b</sup>	d	Ь	Р	Р	Р	Ь	ď	Ь
Potential Effect of Failure Mode in Absence of Safety Mechanism (SM) on IC level <sup>a</sup>	Regulated voltage higher than <i>VA_OV</i>	Regulated voltage lower than VA_UV	Regulated voltage out of the expected range (VA_UV-VA_OV)	Regulated voltage within the expected range but with low accuracy	Regulated voltage within the expected range but with low accuracy	Regulated voltage within the expected range but with low accuracy	Regulated voltage potentially with low accuracy depending on the actual quies- cent current	Regulated voltage out of the expected range (VA_UV-VA_OV)
Failure Mode	Output voltage higher than a predefined high threshold of the pre- scribed range (i.e. Over voltage — OV)	Output voltage lower than a predefined low threshold of the prescribed range (i.e. Under voltage — UV)	Output voltage affect- ed by spikes	Output voltage oscillation within the prescribed range	Output voltage fast oscillation outside the prescribed range but with average value within the prescribed range	Output voltage drift within the prescribed range	Quiescent current (i.e. current drawn by the regulator in order to control its internal circuitry for proper operation) exceeding the maximum value	Output is stuck (high or low)
Safe- ty-re- lated Compo- nent or Not Safe- ty-re- lated Compo- nent	SR	SR	SR	SR	SR	SR	SR	SR
Subpart	Regula- tor core							Bandgap 1
Part	Low drop regulator							

(continued)
D.5
Table

nt Mul- e Point ault ilure e/FIT	)E+00	)E+00	)E+00	)E+00	)E+00	)E+00	)E+00	)E+00	)E+00	)E+00
Late tiplk fai rat	0,0(	0,0(	0,0(	0,0(	0,0(	0,0(	0,0(	0,0(	0,0(	0,0(
Failure mode cov- erage with respect to latent failures	100 %	100 %	100 %	100 %	100 %	100 %	100 %	100 %	100 %	100 %
Safety mecha- nism(s) to prevent latent faults	SM1 SM2	SM3	SM1 SM2	SM3	SM1 SM2	SM1 SM2	SM1 SM2	SM1 SM2	SM3	SM1 SM2
Residual or Single Point Fault failure rate/FIT	6,00E-07	1,80E-05	6,00E-07	9,00E-06	0,00E+00	2,00E-08	2,00E-08	2,00E-08	6,00E-07	1,00E-05
Failure mode cov- erage with respect to violation of safety require- ment	% 6'66	97,0 %	% 6'66	97,0 %		96'9 <i>%</i>	96,9%	96'9 <i>%</i>	97,0 %	
Safety mecha- nism(s) prevent- ing the violation of the safety require- ment	SM1 SM2	SM3	SM1 SM2	SM3		SM1 SM2	SM1 SM2	SM1 SM2	SM3	
Amount of Safe Faults	% 0	0 %	% 0	50 %	% 0	% 0	% 0	% 0	% 0	50 %
Failure rate (FIT)	6,00E-04	6,00E-04	6,00E-04	6,00E-04	0,00E+00	2,00E-05	2,00E-05	2,00E-05	2,00E-05	2,00E-05
Failure distri- bution	20%	20 %	20%	20 %	% 0	10~%	10~%	10~%	10~%	10 %
Fault Model <sup>b</sup>	Ρ	Р	Р	Р	d	Р	Р	Р	Р	Р
Potential Effect of Failure Mode in Absence of Safety Mechanism (SM) on IC level <sup>a</sup>	Regulated voltage out of the expected range ( <i>VA_UV-VA_OV</i> )	Regulated voltage within the expected range but with low accuracy	Regulated voltage out of the expected range ( <i>VA_UV-VA_OV</i> )	Regulated voltage within the expected range but with low accuracy	Not applicable due to circuit implemen- tation	Regulated voltage out of the expected range ( <i>VA_UV-VA_OV</i> )	Regulated voltage out of the expected range ( <i>VA_UV-VA_OV</i> )	Regulated voltage out of the expected range ( <i>VA_UV-VA_OV</i> )	Regulated voltage within the expected range but with low accuracy	Regulated voltage with low accuracy for a limited time period if the spike is not filtered out; No effect otherwise
Failure Mode	Output is floating (e.g. open circuit)	Output voltage oscillation within the expected range	Incorrect output volt- age value (i.e. outside the expected range)	Output voltage accuracy too low, including drift	Output voltage affect- ed by spikes	One or more outputs are stuck (high or low)	One or more outputs are floating (e.g. open circuit)	Incorrect reference current (i.e. outside the expected range)	Reference current accuracy too low , including drift	Reference current affected by spikes
Safe- ty-re- lated Compo- nent or Not Safe- ty-re- lated Compo- nent	SR	SR	SR	SR	SR	SR	SR	SR	SR	SR
Subpart						Bias current generator				
Part										

	Par	
Copyright International Organizatic Provided by IHS Markit under licen No reproduction or networking per	0.2018 and and a standard with a standard with a standard with a standard a sta standard a standard a stan standard a standard a sta	d

Not for Resale, 12/20/2018 05:12:40 MS I	Not for Resale,	12/20/2018	05:12:40 MST
--	-----------------	------------	--------------

ISO 2	626	2-11	:201	8(E)
-------	-----	------	------	------

Latent Mul tiple Point Fault failure rate/FIT	0,00E+00	0,00E+00	0,00E+00	0,00E+00	0,00E+00	0,0E+00
Failure mode cov- erage with respect to latent failures	100 %	100 %	100 %	100 %	100 %	
Safety mecha- nism(s) to prevent faults	SM3	SM3	SM3	SM1 SM2	SM3	
Residual or Single Point Fault failure rate/FIT	6,00E-07	6,00E-07	6,00E-07	1,00E-05	6,00E-07	0,0E+00
Failure mode cov- erage with respect to violation of safety require- ment	97,0 %	97,0 %	97,0 %		97,0 %	
Safety mecha- nism(s) prevent- ing the violation of the safety require- ment	SM3	SM3	SM3		SM3	
Amount of Safe Faults	% 0	% 0	% 0	50 %	% 0	
Failure rate (FIT)	2,00E-05	2,00E-05	2,00E-05	2,00E-05	2,00E-05	7,00E-03
Failure distri- bution	10 %	10 %	10 %	10 %	10 %	100%
Fault Model <sup>b</sup>	Ч	4	Ч	പ	Ч	Р
Potential Effect of Failure Mode in Absence of Safety Mechanism (SM) on IC level <sup>a</sup>	Regulated voltage within the expected range but with low accuracy	Regulated voltage with low accuracy or out of regulation	Regulated voltage within the expected range but with low accuracy	Regulated voltage with low accuracy for a limited time period if the spike is not filtered out; No effect otherwise	Regulated voltage within the expected range but with low accuracy	
Failure Mode	Reference current oscillation within the expected range	One or more bias currents outside the expected range while reference current is correct	One or more bias cur- rents accuracy too low , including drift	One or more bias currents affected by spikes	One or more bias cur- rents oscillation within the expected range	
Safe- ty-re- lated Compo- nent or Not Safe- ty-re- lated Compo- nent	SR	SR	SR	SR	SR	NSR
Subpart						ADC
Part						ADC

Latent Mul- tiple Point Fault failure rate/FIT	0,0E+00					100 %	
Failure mode cov- erage with respect to latent failures						-Fault Metric	ode.
Safety mecha- nism(s) to prevent latent faults						Latent-	ch failure m
Residual or Single Point Fault failure rate/FIT	0,000 17				98,8 %		d effect of eac
Failure mode cov- erage with respect to violation of safety require- ment					Fault Metric		ses and the en
Safety mecha- nism(s) prevent- ing the violation of the safety require- ment					Single-Point		ial root caus
Amount of Safe Faults					0		the potenti
Failure rate (FIT)		0,020 6	0,013 6	0,0070			etails about faults.
Failure distri- bution	Σ	ailure rate	ty-related	ty-related			ng more de oermanent
Fault Model <sup>b</sup>	-	Total fa	Total Safe	al Not Safe			FMEA givi imited to p
Potential Effect of Failure Mode in Absence of Safety Mechanism (SM) on IC level <sup>a</sup>				Tota			dedicated entry in the alt (T); the example is l
Failure Mode							n be beneficial to have a fault (P) or transient fa
Safe- ty-re- lated Compo- nent or Not Safe- ty-re- late- late- compo- nent							lexity it ca permanent
Subpart							ng on comp del can be J
Part							a Dependi <sup>b</sup> Fault mo

Table D.5 (continued)

#### D.1.1 Example of computation of failure rate for analogue component

Calculation methods to derive the base failure rate for analogue and mixed signal components are described in 4.6.

The base failure rate is allocated to the different elements composing the hardware component. Different allocation methods can be applied depending on the type of elements considered.

The base failure rate can be considered proportional to the area of the circuit.

EXAMPLE 1 The base failure rate is divided by the overall area of the component in order to obtain FIT/mm<sup>2</sup> for each relevant fault model.

Fault model	Failure rate value	Unit
Permanent faults	2,00E-02	FIT/mm <sup>2</sup>
Transient faults	2,00E-05	FIT/mm <sup>2</sup>

Table D.6 — Base failure rate allocation based on area

The failure rate of each subpart of the analogue and mixed signal component shown in the previous example is computed by using the FIT/mm<sup>2</sup> reported in <u>Table D.6</u>.

The results of the computation, considering the block diagrams of the previous example, are reported in <u>Table D.7</u>.

Part	Subpart	Block Area (mm <sup>2</sup> )	Failure rate Permanent faults (FIT)	Failure rate Transient faults (FIT)
	Regulator Core	0,52	0,0104	0,0000104
	Bandgap 1	0,15	0,0030	0,000030
Low Drop Regulator	Bias Current Gener- ator	0,01	0,0002	0,000002
	Current Limiter	0,075	0,0015	0,0000015
	TOTAL	0,755	0,0151	0,0000151
	CMP1	0,03	0,0006	0,0000006
	CMP2	0,03	0,0006	0,0000006
Voltage	Passive Network	0,08	0,0016	0,0000016
Monitor	Bandgap 2	0,15	0,0030	0,000030
	TOTAL	0,29	0,0058	0,000058
ADC	ADC	0,85	0,0170	0,0000170
Analogue BIST	Analogue BIST	0,35	0,0070	0,0000070
TOTAL		2,535	0,0507	0,000 0507

#### Table D.7 — Failure rate for each part/subpart

NOTE 1 The numbers reported here are only examples.

NOTE 2 Block area reported here includes internal routing. Routing at top level, if relevant, is included in a separate block.

As an alternative to the area-based approach, as seen in <u>5.1.7.1</u>, the failure rate and failure mode distribution can be estimated based on the number of equivalent transistors for each subpart or elementary subpart. In the case of mixed signal or analogue components, distinction between active devices, passive devices and routing can be taken into account in the estimation of the number of equivalent transistors. The selection of the method used can be based on the layout (or planned layout)

of the circuit under analysis or on the analysis of how failure modes are shared between the hardware elements.

NOTE 3 For a transient fault model, the base failure rate proportional to area is a simplified example because, in reality, not each element in a mixed signal circuit has the same probability of failure.

EXAMPLE 2 In switched-capacitor architectures, the capacitors holding the signal are more sensitive with respect to transient faults than other portions of the circuit because they are used as memory elements.

# Annex E (informative)

### Examples of quantitative analysis for PLD component

### E.1 Architecture of the example

Figure E.1 shows the system used in the following examples. The system is intended for a safetyrelated application where two microcontrollers are used for redundancy and the final control output is implemented using a PLD. The two microcontrollers send their values to the PLD via SPI (Serial Peripheral Interface) and the PLD communicates via CAN (Controller Area Network) bus. For this example, it is assumed that a calculated output too high (i.e. greater than the value that would have been determined by a non-faulted system plus a threshold) is a potential hazard but an output too low is acceptable from a functional safety point-of-view. It is also assumed that the components receiving the CAN message can detect the loss of CAN messages and take appropriate action such as defaulting the receive signal to its minimum value and that the receiving module can tolerate corrupt CAN messages (i.e. values higher than intended) for X number of messages.





NOTE The hardware component "Controller" is implemented using two microcontrollers and one PLD.

Derived safety requirements for hardware "Controller":

- SafReq\_hardware\_Comp\_Controller\_001: "The output of a wrong value which is larger than the correct value plus a threshold for X number of messages in-a-row shall be avoided"; and
- SafReq\_hardware\_Comp\_Controller\_002: "Undetected lack of CAN outputs for longer than y ms shall be avoided".

The hardware component "Controller" is implemented using two microcontrollers ( $\mu$ Controller1 and  $\mu$ Controller2) and one PLD. Both  $\mu$ Controller1 and  $\mu$ Controller2 have the same input/output history and transmit their result to the PLD. Both outputs agree within the threshold when no fault has occurred. The PLD is responsible for taking the minimum of the two signals and communicating this output to the rest of the system via CAN. SafReq\_hardware\_Comp\_Controller\_002 can be fulfilled by entities outside of the controller (e.g. timeout supervision).

The derived safety requirement for the PLD could be:

- SafReq\_PLD\_001: "Output of a value larger than the minimum of the two input values from  $\mu$ Controller1 and  $\mu$ Controller2 shall be avoided" (derived from SafReq\_hardware\_Comp\_Controller\_001); and
- SafReq\_PLD\_002: "Undetected corruption of the CAN output value from PLD which leads to an output too high shall be avoided" (derived from SafReq\_hardware\_Comp\_Controller\_001).

The following clause addresses, as an example, two different approaches for the PLD's safety and dependent failure analysis. The safety analysis and the dependent failure analysis concerning  $\mu$ Controller1 and  $\mu$ Controller2 are out of scope of this document.

Failures of the PLD can be addressed by two approaches:

- utilizing safety measures which are external to the PLD, or
- utilizing safety measures which are internal to the PLD. The PLD includes diagnostic measures to detect faults of the PLD. Faults are communicated via the status signal to μController1, which can disable the PLD based on the severity of the fault.

### E.2 PLD external measures

The following safety mechanisms are implemented by elements other than the PLD:

- SafMech\_PLD\_001: CAN Read back and comparison. The CAN output of the PLD is read back by  $\mu$ Controller1.  $\mu$ Controller1 checks if the PLD has output a value equal or less than its output. If this check fails, the  $\mu$ Controller1 disables the PLD via the Disable signal; and
- SafMech\_Network\_001: The receivers implement a time-out monitoring.

As a first step of the safety analysis the relevant failure modes can be identified. Since none of the safety mechanisms are implemented within the PLD it is sufficient to describe the observable failure modes on its output level:

- FM\_PLD\_OP\_01: no output;
- FM\_PLD\_OP\_02: output of old message;
- FM\_PLD\_OP\_03: corrupt output;
- FM\_PLD\_OP\_04: does not output minimum value;
- FM\_PLD\_OP\_05: always outputs μController1 value;
- FM\_PLD\_OP\_06: always outputs μController2 value; and
- FM\_PLD\_OP\_07: active "Disable" discrete signal does not prevent CAN transmission.

As described in 5.3.3.1.3, to derive a probability distribution over the above-mentioned failure modes typically detailed knowledge of the PLD internal structure is necessary. If this information is not available and no argument can be given why one of the failure modes is more likely than the other, the approach described in 5.3.3.1.3 a) can be adopted, as shown in Table E.1 below.

Failure mode	Permanent distribution	Transient distribution	PVSG?	MPF?	Safety mechanisms
FM_PLD_OP_01: no output	14,3 %	14,3 %	1	0	SafMech_Network_001
FM_PLD_OP_02: output of old message	14,3 %	14,3 %	1	0	SafMech_PLD_001
FM_PLD_OP_03: corrupt output	14,3 %	14,3 %	1	0	SafMech_PLD_001
FM_PLD_OP_04: does not out- put minimum value	14,3 %	14,3 %	0	1	SafMech_PLD_001
FM_PLD_OP_05: always out- puts µController1 value	14,3 %	14,3 %	0	1	
FM_PLD_OP_06: always out- puts µController2 value	14,3 %	14,3 %	0	1	SafMech_PLD_001
FM_PLD_OP_07: active "Disa- ble" discrete signal does not prevent CAN transmission	14,3 %	14,3 %	0	1	
NOTE PVSG = potential to directly violate the safety goal; MPF = multiple-point failure					

Table E.1 — Example of a PLD safety analysis in the case of PLD external measures

As far as the dependent failure analysis (out of scope of this document) is concerned the correlation of the following elements could be of interest:

- PLD & μController1;
- PLD & μController2;
- µController1 & µController2.

### **E.3 PLD internal measures**

The rest of the example considers utilizing safety measures which are internal to the PLD. The internal architecture of the PLD is presented in Figure E.2. The data sent from the  $\mu$ Controller is buffered before it can be transferred via the CAN bus. The buffers are implemented as user memory, whereas the state machine controlling the buffer operation and the multiplexer are implemented by logic blocks and the CAN module is a fixed function IP. The functionality of the logic blocks and the routing between the blocks and memory are controlled by the configuration technology. For simplicity, the switch control logic, which determines whether data from Buffer 1 or Buffer 2 is sent, is not covered in this example.

The design is also susceptible to intermittent and permanent hardware failures. Any chip infrastructure such as clock or power could be a source of a common mode failure. These failures can be addressed by redundancy with detection and reporting for single mode failures. Other examples include incorrect load of code at initialization and bit flip in memory. These could be detected using checksums and parity; however, some of these failures could result in a possible violation of the safety goal and would be an unacceptable risk. Error-detection-correction codes (ECC) are a superior technique as they correct errors and could report after correction that a potential problem exists in the chip. Single failures in the I/O of the chip only impact one output and represent less risk.

NOTE 1 Depending on the functionality of the implemented circuitry it is necessary to perform further activities besides correcting the fault to restore the functionality of the design (e.g. a fault in the configuration technology leads to a non-recoverable state of a state-machine, even though the fault in the configuration technology was corrected).



Figure E.2 — PLD architecture

If the fault has the potential to violate the safety goal without being detected by the internal safety mechanisms it is detected by  $\mu$ Controller1 through loss of the CAN signal or a mismatch between its SPI output and the CAN read. This is acceptable if  $\mu$ Controller1 can disable the PLD via the "Disable" signal. A dependent failures analysis is done to ensure that the risk of the PLD violating a safety goal in combination with the failure of the deactivation via the disable signal is sufficiently low.

EXAMPLE A potential hazard could occur if the switch is unable to respond to the disable command from  $\mu$ Controller1. This would be a multiple-point fault situation as if both  $\mu$ Controller1 and 2 were good, the PLD output would still represent safe values. There would not be a potential risk until one of the  $\mu$ Controllers fails and the PLD responds incorrectly. To detect this multiple-point fault, a periodic test of the disable logic can be implemented. Since this would be performed at system or element level, the specific details are out of scope of this document and are not described further.

NOTE 2 In this simple example, the external measures can replace the internal safety mechanisms. In general, cases exist in which the internal measures are necessary to reach target diagnostic coverage and therefore the detailed analysis of internal safety mechanisms described in this sub-clause is applied.

Random hardware faults can be analysed by applying an inductive fault analysis (e.g. FMEA) on the design. Faults of the user design, but also faults of the PLD technology are taken into account and consider permanent and transient faults. The qualitative analysis of the design is followed up with a quantitative analysis, similar to the one described in <u>Annex C</u> of this document.

As described in <u>5.3.3.1</u>, inputs to the quantitative analysis can be made available by the PLD manufacturer with regard to the failure rates of the elementary subparts of the PLD and the failure mode distribution.

NOTE 3 In this case of PLD internal measures, for failure mode distribution determination the approaches as described in <u>5.3.3.1.3</u> b) or c) are preferable.

<u>Table E.2</u> provides a framework for a quantitative analysis of the above design, which can be augmented with information similar to <u>Figure C.1</u>.

NOTE 4 As discussed in 5.1.7, the necessary level of detail can depend on the stage of the analysis and on the safety mechanisms used.
Part	Subpart	Safety-related (SR) or not safe- ty-related (NSR) element?	Failure modes	
	I/O buffer	SR	Permanent	
L/O interface Configuration technology SR	CD	Permanent		
I/O interface	Configuration technology	SK	Transient	
	Pouting recourses	Safety-related (SR) or not safe- ty-related (NSR) element?   SR   SR	Permanent	
	Routing resources		Transient	
Buffer 1	RAM data bits	SR	Permanent	
			Transient	
	Address decoder	SR	Permanent	
			Transient	
	Test/redundancy	SR	Permanent	
			Transient	
	Configuration technology	SR	Permanent	
			Transient	
	Routing resources	SR	Permanent	
			Transient	
Buffer 2	RAM data bits	SR	Permanent	
			Transient	
	Address decoder	SR	Permanent	
			Transient	
	Test/redundancy	SR	Permanent	
			Transient	
	Configuration technology	SR	Permanent	
			Transient	
	Routing resources	SB	Permanent	
	Routing resources	51	Transient	
	Logic blocks	SR SR SR SR SR SR SR SR SR SR SR SR SR S	Permanent	
	Logic Diocks		Transient	
State Machine 1	Configuration technology	SB	Permanent	
State Machine 1	Configuration technology	51	Transient	
	Routing resources	SR	Permanent	
			Transient	
State Machine 2	Logic blocks	SR	Permanent	
			Transient	
	Configuration technology	SR	Permanent	
			Transient	
	Routing resources	SR	Permanent	
			Transient	
NOTE 1 Depending on the role of each PLD part in the system, a more detailed analysis can be necessary.				
NOTE 2 The example does not list the quantitative numbers for simplicity.				

Table E.2 — Example framework for quantitative analysis of scenario 2  $\,$ 

Part	Subpart	Safety-related (SR) or not safe- ty-related (NSR) element?	Failure modes	
Multiplexer	Logic blocks	SR	Permanent	
			Transient	
	Configuration technology	SR	Permanent	
			Transient	
	Routing resources	SR	Permanent	
			Transient	
CAN	Logic	SR	Permanent	
			Transient	
	RAM data bits	SR	Permanent	
			Transient	
	Address decoder	SR	Permanent	
			Transient	
NOTE 1 Depending on the role of each PLD part in the system, a more detailed analysis can be necessary.				
NOTE 2 The example does not list the quantitative numbers for simplicity.				

Table E.2 (continued)

The analysis also includes PLD related external components such as power supplies, clocks and reset circuitry. Further, if the configuration of the PLD is loaded from an external device, it is analysed if the loading of the configuration into the PLD is considered safety-related or if the process of loading the configuration can lead to a failure of the item.

In particular, if the PLD is loaded from  $\mu$ Controller1, common cause failures in  $\mu$ Controller1 that affect the loading mechanism and  $\mu$ Controller1 functionality is considered. A dependent failure analysis is performed if separate channels or diagnostic measures are implemented in the PLD. An example of such an analysis can be found in <u>Annex B</u> of this document. In this example independence of the individual subparts is not considered as the detection of a fault of the PLD is performed by reading back the output of the CAN module with a  $\mu$ Controller.

## Bibliography

- [1] Askari S., Nourani M. Design methodology for mitigating transient errors in analogue and mixedsignal circuits. *Circuits, Devices & Systems* [online]. IET. November 2012, **6**(6), 447-456 [viewed 2017-10-10]. Available at: 10.1049/iet-cds.2012.0053
- [2] Baumann R.C. Radiation-Induced Soft Errors in Advanced Semiconductor Technologies. *IEEE Transactions on device and materials reliability* [online]. IEEE. December 2005, **5**(3), 305-316 [viewed 2017-10-10]. Available at: 10.1109/TDMR.2005.853449
- [3] BARUAH S.K., GOOSSENS J. Rate-monotonic scheduling on uniform multiprocessors. *Proceedings* of the 23rd International Conference on Distributed Computing Systems [online]. IEEE. May 2003, 360-366 [viewed 2017-10-10]. Available at: 10.1109/ICDCS.2003.1203485
- [4] BÖRCSÖK J., SCHAEFER S., UGLJESA E. Estimation and Evaluation of Common Cause Failures. Second International Conference on Systems [online]. IEEE. April 2007, 41 [viewed 2017-10-10]. Available at: 10.1109/ICONS.2007.25
- [5] BRESSOUD T.C., SCHNEIDER F.B. Hypervisor-based fault tolerance. *Proceedings of the fifteenth ACM symposium on Operating systems principles* [online]. ACM. December 1995, 1–11 [viewed 2017-10-10]. Available at: 10.1145/224057.224058
- [6] CHATTOPADHYAY S., KEE C.L., ROYCHOUDHURY A., KELTER T., MARWEDEL P., FALK H. A Unified WCET Analysis Framework for Multi-core Platforms. *IEEE 18th Real-Time and Embedded Technology and Applications Symposium* [online]. IEEE. April 2012, 99-108 [viewed 2017-10-10]. Available at: 10.1109/RTAS.2012.26
- [7] CLEGG J.R. Arguing the safety of FPGAs within safety critical systems. *Incorporating the SaRS Annual Conference, 4th IET International Conference on Systems Safety* [online]. IET. October 2009, 1-6 [viewed 2017-10-10]. Available at: 10.1049/cp.2009.1569
- [8] CONMY P.M., PYGOTT C., BATE I. VHDL guidance for safe and certifiable FPGA design. 5th IET International Conference on System Safety [online]. IET. October 2010, 1-6 [viewed 2017-10-10]. Available at: 10.1049/cp.2010.0832
- [9] FIDES Guide 2009 Edition A September 2010, Reliability Methodology for Electronic Systems
- [10] Fleming, P.R., Olson, B.D., Holman, W.T., Bhuva, B.L., Massengill, L.W. Design Technique for Mitigation of Soft Errors in Differential Switched-Capacitor Circuits. *IEEE Transactions on Circuits and Systems II: Express Briefs* [online]. IEEE. May 2008, 55(9), 838-842 [viewed 2017-10-10]. Available at: 10.1109/TCSII.2008.923437
- [11] FRANKLIN M. Incorporating Fault Tolerance in Superscalar Processors. *Proceedings of International Conference on High Performance Computing* [online]. IEEE. December 1996 [viewed 2017-10-10]. Available at: 10.1109/HIPC.1996.565839
- [12] HAYEK A., BORCSOK J. SRAM-based FPGA design techniques for safety-related systems conforming to IEC 61508 a survey and analysis. 2nd International Conference on Advances in Computational Tools for Engineering Applications (ACTEA) [online]. IEEE. December 2012, 319-324 [viewed 2017-10-10]. Available at: 10.1109/ICTEA.2012.6462892
- [13] HEISER G. The role of virtualization in embedded systems. *Proceedings of the 1st workshop on Isolation and integration in embedded systems* [online]. ACM. April 2008, 11-16 [viewed 2017-10-10]. Available at: 10.1145/1435458.1435461
- [14] IEC 61508-2:2010, Functional safety of electrical/electronic/programmable electronic safetyrelated systems

- [15] IEC 61709:2017, Electrical components Reliability Reference conditions for failure rates and stress models for conversion
- [16] JEDEC JEP122H, Failure Mechanisms and Models for Semiconductor Devices
- [17] JEDEC JESD89A, Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices
- [18] Keckler, S.W., Olukotun, K., Hofstee, H.P. Multicore *Processors and Systems*. 2009. Springer
- [19] Kervarreca, G., et al. A universal field failure based reliability prediction model for SMD Integrated Circuits. *Microelectronics Reliability* [online]. Elsevier. June-July 1999, 765-771 [viewed 2017-10-10]. Available at: <u>https://doi.org/</u>10.1016/S0026-2714(99)00099-2
- [20] LAZZARI C. ET AL. Phase-Locked Loop Automatic Layout Generation and Transient Fault Injection Analysis: A Case Study. *12th IEEE International On-Line Testing workshop* [online]. IEEE. July 2006, 117-127 [viewed 2017-10-10]. Available at: 10.1109/IOLTS.2006.48
- [21] BENSO A., BOSIO A., DI CARLO S., MARIANI R. A Functional Verification based Fault Injection Environment. 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems [online]. IEEE. September 2007 [viewed 2017-10-10]. Available at: 10.1109/DFT.2007.31
- [22] Mariani R. Soft Errors on Digital Components. Fault Injection Techniques and Tools for Embedded Systems Reliability Evaluation [online]. Springer. 2003 [viewed 2017-10-10]. Available at: <u>https:</u> //doi.org/10.1007/0-306-48711-X\_3
- [23] MIL-HDBK-217, Military Handbook Reliability Prediction of Electronic Equipment
- [24] Mitra, S., Saxena, N.R., Mccluskey, E.J. Common-mode failures in redundant VLSI systems: a survey. *IEEE Transactions on Reliability* [online]. IEEE. September 2000, 49(3), 285-295 [viewed 2017-10-10]. Available at: 10.1109/24.914545
- [25] MUKHERJEE S.S. ET AL. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor in microarchitecture. *Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture* [online]. IEEE. December 2003, 29-40 [viewed 2017-10-10]. Available at: 10.1109/MICR0.2003.1253181
- [26] NIIMI Y. ET AL. Virtualization Technology and Using Virtual CPU in the Context of ISO 26262: The E-Gas Case Study. *SAE Technical Paper* [online]. SAE. April 2013 [viewed 2017-10-10]. Available at: https://doi.org/10.4271/2013-01-0196
- [27] PAOLIERI M., MARIANI R. Towards functional-safe timing-dependable real-time architectures. *IEEE 17th International On-Line Testing Symposium (IOLTS)* [online]. IEEE. July 2011, 31-36 [viewed 2017-10-10]. Available at: 10.1109/IOLTS.2011.5993807
- [28] SINGH M. ET AL. Transient Fault Sensitivity Analysis of Analog-to-Digital Converters (ADCs). Proceedings of the IEEE Workshop on VLSI (WVLSI '01) [online]. IEEE. April 2001 [viewed 2017-10-10]. Available at: 10.1109/IWV.2001.923153
- [29] WHITE M., BERNSTEIN J.B. Microelectronics Reliability: Physics-of-Failure Based Modeling and Lifetime Evaluation. *JPL Publication* [online]. February 2008 [viewed 2017-10-10]. Available at: <u>http://www.acceleratedreliabilitysolutions.com/images/\_NASA\_Physics\_of\_Failure\_for</u>\_\_<u>Microelectronics.pdf</u>
- [30] Arlat J., et al. Fault Injection and Dependability Evaluation of Fault-Tolerant Systems. *IEEE Transactions on Computers* [online]. IEEE. August 1993, 42(8), 913 [viewed 2017-10-10]. Available at: 10.1109/12.238482
- [31] Benso A. and Prinetto P. Fault *Injection Techniques and Tools for Embedded Systems Reliability Evaluation.* Springer. 2003 [viewed 2017-10-10]. Available at: <u>https://doi.org/</u>10.1007/0-306 -48711-X\_3

- [32] Wei Jiesheng, et al. Quantifying the accuracy of high-level fault injection techniques for hardware faults. *Dependable Systems and Networks (DSN), 2014 44th Annual IEEE/IFIP International Conference* [online]. IEEE. June 2014 [viewed 2017-10-10]. Available at: 10.1109/DSN.2014.2
- [33] Kejun Wu, Pahlevanzadeh H., Peng Liu, Qiaoyan Yu. A new fault injection method for evaluation of combining SEU and SET effects on circuit reliability. *Circuits and Systems (ISCAS), 2014 IEEE International Symposium on* [online]. IEEE. June 2014, 602,605 [viewed 2017-10-10]. Available at: 10.1109/ISCAS.2014.6865207
- [34] Van De Goor A.J. *Testing Semiconductor Memories, Theory and Practice, 2<sup>nd</sup>*. ComTex Publishing
- [35] ENAMUL AMYEEN M., et al. *Evaluation of the Quality of N-Detect Scan ATPG Patterns on a Processor. Proceedings of the International Test Conference 2004*, ITC'04 [online]. IEEE. October 2004, 669-678 [viewed 2017-10-10]. Available at: 10.1109/TEST.2004.1387328
- [36] BENWARE B., et al. Impact of Multiple-Detect Test Patterns on Product Quality, *Proc. of the International Test Conference 2003, ITC'03* [online]. IEEE. October 2003, 1031-1040 [viewed 2017-10-10]. Available at: 10.1109/TEST.2003.1271091
- [37] PATEL J.H. Stuck-At Fault: A Fault Model for the Next Millennium? *Proceedings of the International Test Conference 1998, ITC'98* [online]. IEEE. August 1988, 1166 [viewed 2017-10-10]. Available at: 10.1109/TEST.1998.743358
- [38] SN 29500:2004, Siemens AG, "Failure Rates of Components Expected Values, General"
- [39] Paschalis A., and Gizopoulos D. Effective Software-Based Self-Test Strategies for On-Line Periodic Testing of Embedded Processors. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* [online]. IEEE. December 2004, 88-99[viewed 2017-10-10]. Available at: 10.1109/TCAD.2004.839486
- [40] IEC/TR 62380:2004, Reliability data handbook Universal model for reliability prediction of electronics components, PCBs and equipment
- [41] ITRS 2009, The International Technology Roadmap For Semiconductors (ITRS), 2009 Edition
- [42] IEEE STD 2700-2014, IEEE Standard for Sensor Performance Parameter Definitions
- [43] White Richard M. A Sensor Classification Scheme. *IEEE Transactions On Ultrasonics, Ferroelectrics, And Frequency Control* [online]. IEEE. March 1987, 34(2), 124-126 [viewed 2017-10-10]. Available at: 10.1109/T-UFFC.1987.26922
- [44] Gupta Vijay, R. Snow, M.C. Wu, A. Jain, J. Tsai. Recovery of Stiction-Failed MEMS Structures Using Laser-Induced Stress Waves. *Journal of Microelectromechanical Systems* [online]. IEEE. August 2004, 13(4), 696-700 [viewed 2017-10-10]. Available at: 10.1109/JMEMS.2004.832185
- [45] Walraven Jeremy A. Failure Mechanisms in MEMS. *IEEE ITC International Test Conference* [online]. IEEE. October 2003, 828-833 [viewed 2017-10-10]. Available at: 10.1109/TEST.2003.1270915
- [46] J. Iannacci. Reliability of MEMS: A perspective on failure mechanisms, improvement solutions and best practices at development level. *Elsevier Displays* [online]. Elsevier. April 2015, 37, 62-71 [viewed 2017-10-10]. Available at: <u>https://doi.org/</u>10.1016/j.displa.2014.08.003
- [47] Vonkyoung Kim, Chen T. Assessing SRAM test coverage for sub-micron CMOS technologies. VLSI Test Symposium, 1997, 15th IEEE [online]. IEEE. May 1997, 24-30 [viewed 2017-10-10]. Available at: 10.1109/VTEST.1997.599437
- [48] GINEZ O. ET AL. An overview of failure mechanisms in embedded flash memories. VLSI Test Symposium, 2006. Proceedings. 24th [online]. IEEE. April 2006 [viewed 2017-10-10]. Available at: 10.1109/VTS.2006.19

- [49] DI CARLO S., FABIANO M. PIAZZA, ROBERTO; PRINETTO, P. Exploring modeling and testing of NAND flash memories. *Design & Test Symposium (EWDTS), 2010 East-West* [online]. IEEE. September 2010, 47-50 [viewed 2017-10-10]. Available at: 10.1109/EWDTS.2010.5742059
- [50] Al-Ars, Z.; Hamdioui, S.; Van De Goor, A.J., Space of DRAM Fault Models and Corresponding Testing. *Design, Automation and Test in Europe, 2006. DATE '06*. IEEE. March 2006, 1, 1-6 [viewed 2017-10-10]. Available at: 10.1109/DATE.2006.244080
- [51] IATF 16949:2016, Quality management system requirements for automotive production and relevant service parts organizations
- [52] Daniel J. Sorin, Mark D. Hill, David A. Wood. A Primer on Memory Consistency and Cache Coherence (1st ed.). Morgan & Claypool Publishers
- [53] JEDEC JESD94, Application Specific Qualification Using Knowledge Based Test Methodolog.
- [54] G. Kervarrec, et al. A universal reliability prediction model for SMD integrated circuits based on field failures. *European Symposium on Reliability of Electron Devices, Failure Physics and Analysis* [online]. Microelectronics Reliability Elsevier. July 1999, 39(6), 765-771 [viewed 2017-10-10]. Available at: https://doi.org/10.1016/S0026-2714(99)00099-2
- [55] E-GAS. Standardized E-GAS Monitoring Concept for Gasoline and Diesel Engine Control Units. [viewed2017-10-10].Availableat:<u>https://www.iav.com/sites/default/files/attachments/seite//ak</u> -egas-v6-0-en-150922.pdf
- [56] IEEE P1804, IEEE Draft Standard for Fault Accounting and Coverage Reporting to Digital Modules [viewed 2017-10-10]
- [57] R. Leveugle, A. Calvez, P. Maistri and P. Vanhauwaert, Statistical fault injection: Quantified error and confidence. 2009 *Design, Automation & Test in Europe Conference & Exhibition* [online]. IEEE. April 2009, 502-506 [viewed 2017-10-10]. Available at: 10.1109/DATE.2009.5090716
- [58] Philip Mayfield. Understanding Binomial Confidence Intervals [viewed 2017-10-10]. Available at: http://www.sigmazone.com/binomial\_confidence\_interval.htm
- [59] SAE J1211:201211, Handbook for Robustness Validation of Automotive Electrical/Electronic Modules, *SAE*
- [60] JEDEC JESD88E, Dictionary of Terms for Solid-State Technology 6th Edition
- [61] ISO 26262-10:2018, Road vehicles Functional safety Part 10: Guideline on ISO 26262
- [62] AEC, AEC-Q100: Failure Mechanism Based Stress Test Qualification For Integrated Circuits
- [63] ISO 26262-2:2018, Road Vehicles Functional Safety Part 2: Management of functional safety
- [64] ISO 26262-3:2018, Road vehicles Functional safety Part 3: Concept phase
- [65] ISO 26262-4:2018, Road vehicles Functional safety Part 4: Product development at the system level
- [66] ISO 26262-5:2018, Road vehicles Functional safety Part 5: Product development at the hardware level
- [67] ISO 26262-6:2018, Road vehicles Functional safety Part 6: Product development at the software level
- [68] ISO 26262-7:2018, Road vehicles Functional safety Part 7: Production, operation, service and decommissioning
- [69] ISO 26262-8:2018, Road vehicles Functional safety Part 8: Supporting processes

[70] ISO 26262-9:2018, Road vehicles — Functional safety — Part 9: Automotive Safety Integrity Level (ASIL)-oriented and safety-oriented analyses

ISO 26262-11:2018(E)

## ICS 43.040.10

Price based on 179 pages